OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [support/] - Rev 823

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
823 Added configuration parameter for specifying stdout file filename. ivang 8175d 09h /or1k/tags/tn_m001/or1ksim/support/
821 ugly bug with duplicate redefined i removed markom 8177d 10h /or1k/tags/tn_m001/or1ksim/support/
807 sched files moved to support dir markom 8182d 16h /or1k/tags/tn_m001/or1ksim/support/
704 exe_logs now print also l.nop 3 printfs markom 8224d 11h /or1k/tags/tn_m001/or1ksim/support/
547 memory profiler added markom 8273d 14h /or1k/tags/tn_m001/or1ksim/support/
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8275d 15h /or1k/tags/tn_m001/or1ksim/support/
517 some performance optimizations markom 8278d 09h /or1k/tags/tn_m001/or1ksim/support/
515 uart test updated; simprintf updated markom 8278d 13h /or1k/tags/tn_m001/or1ksim/support/
500 Added .cvsignore files for annoying generated files erez 8280d 13h /or1k/tags/tn_m001/or1ksim/support/
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8292d 10h /or1k/tags/tn_m001/or1ksim/support/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8329d 12h /or1k/tags/tn_m001/or1ksim/support/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8341d 13h /or1k/tags/tn_m001/or1ksim/support/
260 Replaced some 8-bit memory access with 32-bit erez 8343d 03h /or1k/tags/tn_m001/or1ksim/support/
237 Added some checks about memory entries erez 8350d 03h /or1k/tags/tn_m001/or1ksim/support/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8350d 13h /or1k/tags/tn_m001/or1ksim/support/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8421d 17h /or1k/tags/tn_m001/or1ksim/support/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8474d 14h /or1k/tags/tn_m001/or1ksim/support/
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8484d 10h /or1k/tags/tn_m001/or1ksim/support/
85 Added dumphex. lampret 8556d 10h /or1k/tags/tn_m001/or1ksim/support/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8709d 16h /or1k/tags/tn_m001/or1ksim/support/
60 Memory model changed. lampret 8763d 19h /or1k/tags/tn_m001/or1ksim/support/
55 Added 'dv' command for dumping memory as verilog model. lampret 8779d 16h /or1k/tags/tn_m001/or1ksim/support/
54 Regular maintenance. lampret 8779d 16h /or1k/tags/tn_m001/or1ksim/support/
44 %s bug fixed. lampret 8845d 17h /or1k/tags/tn_m001/or1ksim/support/
18 or16 added, or1k renamed to or32. lampret 8889d 15h /or1k/tags/tn_m001/or1ksim/support/
13 Rebuild of the generated files. jrydberg 8950d 07h /or1k/tags/tn_m001/or1ksim/support/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8950d 08h /or1k/tags/tn_m001/or1ksim/support/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.