OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [testbench/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5619d 03h /or1k/tags/tn_m001/or1ksim/testbench/
861 This commit was manufactured by cvs2svn to create tag 'tn_m001'. 8102d 03h /or1k/tags/tn_m001/or1ksim/testbench/
838 Bug fix. ivang 8130d 06h /or1k/tags/tn_m001/or1ksim/testbench/
837 Configuration for ethernet testcase. ivang 8130d 09h /or1k/tags/tn_m001/or1ksim/testbench/
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8130d 09h /or1k/tags/tn_m001/or1ksim/testbench/
826 or32-uclinux target added markom 8137d 15h /or1k/tags/tn_m001/or1ksim/testbench/
802 Cache and tick timer tests fixed. simons 8150d 16h /or1k/tags/tn_m001/or1ksim/testbench/
733 Fixed configuration. ivang 8178d 09h /or1k/tags/tn_m001/or1ksim/testbench/
730 tick section is now obsolete; update your .cfg files! markom 8179d 14h /or1k/tags/tn_m001/or1ksim/testbench/
715 dhrystones strcmp repaired markom 8181d 17h /or1k/tags/tn_m001/or1ksim/testbench/
705 Updated changed registers. ivang 8187d 12h /or1k/tags/tn_m001/or1ksim/testbench/
702 Initial coding of ethernet simulator model finished. ivang 8187d 16h /or1k/tags/tn_m001/or1ksim/testbench/
699 Simprintf bug fixed again. simons 8192d 05h /or1k/tags/tn_m001/or1ksim/testbench/
698 Simprintf bug fixed again. simons 8192d 05h /or1k/tags/tn_m001/or1ksim/testbench/
697 Simprintf bug fixed again. simons 8192d 05h /or1k/tags/tn_m001/or1ksim/testbench/
690 update markom 8194d 18h /or1k/tags/tn_m001/or1ksim/testbench/
678 some minor improvements markom 8199d 10h /or1k/tags/tn_m001/or1ksim/testbench/
677 executed log output looks nicer (and more correct :)) markom 8199d 12h /or1k/tags/tn_m001/or1ksim/testbench/
664 very simple PS/2 keyboard model with associated test added markom 8202d 14h /or1k/tags/tn_m001/or1ksim/testbench/
648 fb now works in system memory markom 8208d 17h /or1k/tags/tn_m001/or1ksim/testbench/
647 some changes to fb to make it compatible with HW markom 8209d 11h /or1k/tags/tn_m001/or1ksim/testbench/
645 simple frame buffer peripheral with test added markom 8209d 16h /or1k/tags/tn_m001/or1ksim/testbench/
639 MMU cache inhibit bit test added. simons 8213d 04h /or1k/tags/tn_m001/or1ksim/testbench/
631 Real cache access is simulated now. simons 8216d 03h /or1k/tags/tn_m001/or1ksim/testbench/
622 Cache test works on hardware. simons 8217d 14h /or1k/tags/tn_m001/or1ksim/testbench/
621 Cache test works on hardware. simons 8217d 15h /or1k/tags/tn_m001/or1ksim/testbench/
619 all test pass, after newest changes markom 8217d 15h /or1k/tags/tn_m001/or1ksim/testbench/
616 flags test added markom 8220d 10h /or1k/tags/tn_m001/or1ksim/testbench/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8220d 10h /or1k/tags/tn_m001/or1ksim/testbench/
612 Tick timer period extended to meet real timing. simons 8221d 16h /or1k/tags/tn_m001/or1ksim/testbench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.