OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [testbench/] - Rev 1778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5596d 12h /or1k/tags/tn_m001/or1ksim/testbench/
861 This commit was manufactured by cvs2svn to create tag 'tn_m001'. 8079d 12h /or1k/tags/tn_m001/or1ksim/testbench/
838 Bug fix. ivang 8107d 16h /or1k/tags/tn_m001/or1ksim/testbench/
837 Configuration for ethernet testcase. ivang 8107d 18h /or1k/tags/tn_m001/or1ksim/testbench/
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8107d 18h /or1k/tags/tn_m001/or1ksim/testbench/
826 or32-uclinux target added markom 8115d 01h /or1k/tags/tn_m001/or1ksim/testbench/
802 Cache and tick timer tests fixed. simons 8128d 02h /or1k/tags/tn_m001/or1ksim/testbench/
733 Fixed configuration. ivang 8155d 19h /or1k/tags/tn_m001/or1ksim/testbench/
730 tick section is now obsolete; update your .cfg files! markom 8157d 00h /or1k/tags/tn_m001/or1ksim/testbench/
715 dhrystones strcmp repaired markom 8159d 02h /or1k/tags/tn_m001/or1ksim/testbench/
705 Updated changed registers. ivang 8164d 22h /or1k/tags/tn_m001/or1ksim/testbench/
702 Initial coding of ethernet simulator model finished. ivang 8165d 02h /or1k/tags/tn_m001/or1ksim/testbench/
699 Simprintf bug fixed again. simons 8169d 14h /or1k/tags/tn_m001/or1ksim/testbench/
698 Simprintf bug fixed again. simons 8169d 15h /or1k/tags/tn_m001/or1ksim/testbench/
697 Simprintf bug fixed again. simons 8169d 15h /or1k/tags/tn_m001/or1ksim/testbench/
690 update markom 8172d 03h /or1k/tags/tn_m001/or1ksim/testbench/
678 some minor improvements markom 8176d 20h /or1k/tags/tn_m001/or1ksim/testbench/
677 executed log output looks nicer (and more correct :)) markom 8176d 21h /or1k/tags/tn_m001/or1ksim/testbench/
664 very simple PS/2 keyboard model with associated test added markom 8179d 23h /or1k/tags/tn_m001/or1ksim/testbench/
648 fb now works in system memory markom 8186d 02h /or1k/tags/tn_m001/or1ksim/testbench/
647 some changes to fb to make it compatible with HW markom 8186d 21h /or1k/tags/tn_m001/or1ksim/testbench/
645 simple frame buffer peripheral with test added markom 8187d 02h /or1k/tags/tn_m001/or1ksim/testbench/
639 MMU cache inhibit bit test added. simons 8190d 14h /or1k/tags/tn_m001/or1ksim/testbench/
631 Real cache access is simulated now. simons 8193d 13h /or1k/tags/tn_m001/or1ksim/testbench/
622 Cache test works on hardware. simons 8194d 23h /or1k/tags/tn_m001/or1ksim/testbench/
621 Cache test works on hardware. simons 8195d 01h /or1k/tags/tn_m001/or1ksim/testbench/
619 all test pass, after newest changes markom 8195d 01h /or1k/tags/tn_m001/or1ksim/testbench/
616 flags test added markom 8197d 20h /or1k/tags/tn_m001/or1ksim/testbench/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8197d 20h /or1k/tags/tn_m001/or1ksim/testbench/
612 Tick timer period extended to meet real timing. simons 8199d 01h /or1k/tags/tn_m001/or1ksim/testbench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.