OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 1002

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1002 Now every ramdisk image should have init program. simons 7993d 19h /or1k/trunk/
1001 fixed load/store state machine verilog generation errors markom 7993d 19h /or1k/trunk/
1000 IC/DC cache enable routines fixed. simons 7993d 20h /or1k/trunk/
999 Now every ramdisk image should have init program. simons 7993d 21h /or1k/trunk/
998 added missing fout initialization markom 7993d 23h /or1k/trunk/
997 PRINTF should be used instead of printf; command redirection repaired markom 7994d 00h /or1k/trunk/
996 some minor bugs fixed markom 7994d 22h /or1k/trunk/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7995d 06h /or1k/trunk/
993 Fixed IMMU bug. lampret 7995d 06h /or1k/trunk/
992 A bug when cache enabled and bus error comes fixed. simons 7995d 15h /or1k/trunk/
991 Different memory controller. simons 7995d 15h /or1k/trunk/
990 Test is now complete. simons 7995d 15h /or1k/trunk/
989 c++ is making problems so, for now, it is excluded. simons 7996d 23h /or1k/trunk/
988 ORP architecture supported. simons 7997d 15h /or1k/trunk/
987 ORP architecture supported. simons 7997d 22h /or1k/trunk/
986 outputs out of function are not registered anymore markom 7997d 23h /or1k/trunk/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7998d 10h /or1k/trunk/
984 Disable SB until it is tested lampret 7998d 10h /or1k/trunk/
983 First checkin lampret 7998d 12h /or1k/trunk/
982 Moved to sim/bin lampret 7998d 12h /or1k/trunk/
981 First checkin. lampret 7998d 12h /or1k/trunk/
980 Removed sim.tcl that shouldn't be here. lampret 7998d 12h /or1k/trunk/
979 Removed old test case binaries. lampret 7998d 12h /or1k/trunk/
978 Added variable delay for SRAM. lampret 7998d 12h /or1k/trunk/
977 Added store buffer. lampret 7998d 12h /or1k/trunk/
976 Added store buffer lampret 7998d 12h /or1k/trunk/
975 First checkin lampret 7998d 12h /or1k/trunk/
974 Enabled what works on or1ksim and disabled other tests. lampret 7998d 14h /or1k/trunk/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8000d 19h /or1k/trunk/
972 Interrupt suorces fixed. simons 8000d 19h /or1k/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.