OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 1008

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1008 Import ivang 7981d 02h /or1k/trunk/
1007 Import ivang 7981d 02h /or1k/trunk/
1006 Import ivang 7981d 03h /or1k/trunk/
1005 Import ivang 7981d 03h /or1k/trunk/
1004 Now every ramdisk image should have init program. simons 7981d 11h /or1k/trunk/
1003 cuc temporary files are deleted upon exiting markom 7981d 11h /or1k/trunk/
1002 Now every ramdisk image should have init program. simons 7981d 11h /or1k/trunk/
1001 fixed load/store state machine verilog generation errors markom 7981d 11h /or1k/trunk/
1000 IC/DC cache enable routines fixed. simons 7981d 12h /or1k/trunk/
999 Now every ramdisk image should have init program. simons 7981d 13h /or1k/trunk/
998 added missing fout initialization markom 7981d 15h /or1k/trunk/
997 PRINTF should be used instead of printf; command redirection repaired markom 7981d 16h /or1k/trunk/
996 some minor bugs fixed markom 7982d 14h /or1k/trunk/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7982d 22h /or1k/trunk/
993 Fixed IMMU bug. lampret 7982d 22h /or1k/trunk/
992 A bug when cache enabled and bus error comes fixed. simons 7983d 07h /or1k/trunk/
991 Different memory controller. simons 7983d 07h /or1k/trunk/
990 Test is now complete. simons 7983d 07h /or1k/trunk/
989 c++ is making problems so, for now, it is excluded. simons 7984d 15h /or1k/trunk/
988 ORP architecture supported. simons 7985d 07h /or1k/trunk/
987 ORP architecture supported. simons 7985d 14h /or1k/trunk/
986 outputs out of function are not registered anymore markom 7985d 14h /or1k/trunk/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7986d 02h /or1k/trunk/
984 Disable SB until it is tested lampret 7986d 02h /or1k/trunk/
983 First checkin lampret 7986d 04h /or1k/trunk/
982 Moved to sim/bin lampret 7986d 04h /or1k/trunk/
981 First checkin. lampret 7986d 04h /or1k/trunk/
980 Removed sim.tcl that shouldn't be here. lampret 7986d 04h /or1k/trunk/
979 Removed old test case binaries. lampret 7986d 04h /or1k/trunk/
978 Added variable delay for SRAM. lampret 7986d 04h /or1k/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.