OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 1019

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1019 fixed some bugs detected by Bender hardware rherveille 7996d 06h /or1k/trunk/
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7996d 12h /or1k/trunk/
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7996d 13h /or1k/trunk/
1016 64 bytes is the smallest packet size. simons 7997d 05h /or1k/trunk/
1015 Host type was not recognized. simons 7997d 15h /or1k/trunk/
1014 added _JBLEN definition for or1k ivang 7998d 04h /or1k/trunk/
1013 ORP architecture supported. simons 7998d 06h /or1k/trunk/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7999d 00h /or1k/trunk/
1010 Import ivang 8003d 03h /or1k/trunk/
1009 Import ivang 8003d 03h /or1k/trunk/
1008 Import ivang 8003d 03h /or1k/trunk/
1007 Import ivang 8003d 04h /or1k/trunk/
1006 Import ivang 8003d 04h /or1k/trunk/
1005 Import ivang 8003d 04h /or1k/trunk/
1004 Now every ramdisk image should have init program. simons 8003d 12h /or1k/trunk/
1003 cuc temporary files are deleted upon exiting markom 8003d 12h /or1k/trunk/
1002 Now every ramdisk image should have init program. simons 8003d 12h /or1k/trunk/
1001 fixed load/store state machine verilog generation errors markom 8003d 12h /or1k/trunk/
1000 IC/DC cache enable routines fixed. simons 8003d 13h /or1k/trunk/
999 Now every ramdisk image should have init program. simons 8003d 14h /or1k/trunk/
998 added missing fout initialization markom 8003d 16h /or1k/trunk/
997 PRINTF should be used instead of printf; command redirection repaired markom 8003d 17h /or1k/trunk/
996 some minor bugs fixed markom 8004d 15h /or1k/trunk/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8004d 23h /or1k/trunk/
993 Fixed IMMU bug. lampret 8004d 23h /or1k/trunk/
992 A bug when cache enabled and bus error comes fixed. simons 8005d 08h /or1k/trunk/
991 Different memory controller. simons 8005d 08h /or1k/trunk/
990 Test is now complete. simons 8005d 08h /or1k/trunk/
989 c++ is making problems so, for now, it is excluded. simons 8006d 16h /or1k/trunk/
988 ORP architecture supported. simons 8007d 08h /or1k/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.