OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 437

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
437 When lsu instruction produce exception registers are preserved. simons 8278d 07h /or1k/trunk/
436 Copying from flash to ram only when there is 0xff on address 0. simons 8278d 07h /or1k/trunk/
435 Initial revision. simons 8278d 10h /or1k/trunk/
434 isblank changed to isspace markom 8278d 12h /or1k/trunk/
433 clkcycle parameter added to configuration markom 8278d 13h /or1k/trunk/
432 added missing basic.S file markom 8278d 13h /or1k/trunk/
431 stepping over breakpoint added markom 8278d 14h /or1k/trunk/
430 dpfault and ipfault exceptions implemented markom 8279d 06h /or1k/trunk/
429 cache configuration added markom 8279d 07h /or1k/trunk/
428 cache configuration added markom 8279d 07h /or1k/trunk/
427 memory_table status output; some bugs fixed in configuration loading markom 8279d 07h /or1k/trunk/
426 memory logging added markom 8279d 08h /or1k/trunk/
425 immu and dmmu configurations added markom 8279d 08h /or1k/trunk/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8279d 11h /or1k/trunk/
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8280d 06h /or1k/trunk/
422 Data section is put to flash when loading. simons 8280d 08h /or1k/trunk/
421 aadded missing file markom 8280d 09h /or1k/trunk/
420 Jump bug fixed. simons 8280d 11h /or1k/trunk/
419 Added config parameter vapi.log_device_id erez 8281d 00h /or1k/trunk/
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8281d 00h /or1k/trunk/
417 ITLB test tested on simulator. simons 8281d 21h /or1k/trunk/
416 IMMU bugs fixed. simons 8281d 21h /or1k/trunk/
415 DTLB test tested on simulator. simons 8282d 22h /or1k/trunk/
414 Stack section should not be loaded into mamory. simons 8283d 06h /or1k/trunk/
413 some section changes markom 8283d 08h /or1k/trunk/
412 *** empty log message *** simons 8283d 08h /or1k/trunk/
411 acv uart testsuite now works (without modem test) markom 8283d 11h /or1k/trunk/
410 MMU test added. simons 8284d 05h /or1k/trunk/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8284d 11h /or1k/trunk/
408 Fixed errant rx_bd_num erez 8285d 08h /or1k/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.