OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 56

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Added 'dv' command for dumping memory as verilog model. lampret 8705d 02h /or1k/trunk/
54 Regular maintenance. lampret 8705d 02h /or1k/trunk/
53 Added setjmp/longjmp. lampret 8710d 02h /or1k/trunk/
52 Comment character changed. lampret 8765d 22h /or1k/trunk/
51 Exception detection changed a bit. lampret 8765d 22h /or1k/trunk/
50 Added CURINSN macro. lampret 8765d 22h /or1k/trunk/
49 Changed simulation mode to non-virtual (real). lampret 8765d 22h /or1k/trunk/
48 Added CCR. lampret 8765d 22h /or1k/trunk/
47 Added interrupt recognition and better memory dump. lampret 8765d 22h /or1k/trunk/
46 Added srand(). lampret 8765d 22h /or1k/trunk/
45 Added NONE. lampret 8765d 22h /or1k/trunk/
44 %s bug fixed. lampret 8771d 03h /or1k/trunk/
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8776d 06h /or1k/trunk/
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8776d 06h /or1k/trunk/
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8777d 04h /or1k/trunk/
40 This commit was generated by cvs2svn to compensate for changes in r39, which
included commits to RCS files with non-trunk default branches.
lampret 8777d 08h /or1k/trunk/
38 Virtual machine at the moment. lampret 8777d 09h /or1k/trunk/
37 STACK_SIZE is not properly used (will be removed soon). lampret 8777d 09h /or1k/trunk/
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).
lampret 8777d 09h /or1k/trunk/
35 SLP hooks. lampret 8777d 09h /or1k/trunk/
34 Started with SLP (not finished yet). lampret 8777d 09h /or1k/trunk/
33 Handling of or1k exceptions. lampret 8781d 08h /or1k/trunk/
32 Interrupt recognition. lampret 8781d 08h /or1k/trunk/
31 16450 serial UART device. lampret 8781d 11h /or1k/trunk/
30 Updated SPRs, exceptions. Added 16450 device. lampret 8781d 11h /or1k/trunk/
29 Adding OR16/OR32 insn decoder. lampret 8796d 08h /or1k/trunk/
28 Adding COFF loader. lampret 8796d 08h /or1k/trunk/
27 Updated. lampret 8811d 12h /or1k/trunk/
26 Clean up. lampret 8812d 05h /or1k/trunk/
25 Bug fix in handling labels when loading code into simulator memory. lampret 8812d 05h /or1k/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.