OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 821

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
821 ugly bug with duplicate redefined i removed markom 8126d 17h /or1k/trunk/
820 self check added markom 8126d 20h /or1k/trunk/
819 Physical address bug fixed. simons 8129d 15h /or1k/trunk/
818 crc added markom 8129d 17h /or1k/trunk/
817 Code cleaned. simons 8129d 20h /or1k/trunk/
816 memory/flash copy/boot; default src_addr; dhry added; memmove added; tftp.c moved to load.c markom 8129d 20h /or1k/trunk/
815 Elf support added. simons 8130d 10h /or1k/trunk/
814 flash driver added markom 8130d 16h /or1k/trunk/
813 elf support added markom 8130d 17h /or1k/trunk/
812 new number parsing, ip parsing markom 8130d 17h /or1k/trunk/
810 This commit was generated by cvs2svn to compensate for changes in r809,
which included commits to RCS files with non-trunk default branches.		 simons 8130d 20h /or1k/trunk/
808 Elf support added. simons 8130d 20h /or1k/trunk/
807 sched files moved to support dir markom 8131d 23h /or1k/trunk/
806 uart now partially uses scheduler markom 8131d 23h /or1k/trunk/
805 kbd, fb, vga devices now uses scheduler markom 8131d 23h /or1k/trunk/
804 memory regions can now overlap with MC -- not according to MC spec markom 8132d 17h /or1k/trunk/
803 Free irq handler fixed. simons 8135d 10h /or1k/trunk/
802 Cache and tick timer tests fixed. simons 8136d 21h /or1k/trunk/
801 l.muli instruction added markom 8138d 17h /or1k/trunk/
800 Bug fixed. simons 8139d 15h /or1k/trunk/
799 Wrapping around 512k boundary to simulate real hw. simons 8143d 08h /or1k/trunk/
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8143d 08h /or1k/trunk/
797 Changed hardcoded address for fake MC to use a define. lampret 8143d 10h /or1k/trunk/
796 Removed unused ports wb_clki and wb_rst_i lampret 8143d 10h /or1k/trunk/
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8143d 14h /or1k/trunk/
794 Added again just recently removed full_case directive lampret 8143d 14h /or1k/trunk/
793 Added synthesis off/on for timescale.v included file. lampret 8143d 14h /or1k/trunk/
792 Fixed port names that changed. lampret 8143d 14h /or1k/trunk/
791 Fixed some ports in instnatiations that were removed from the modules lampret 8143d 14h /or1k/trunk/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8143d 14h /or1k/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.