OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 987

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
987 ORP architecture supported. simons 8017d 02h /or1k/trunk/
986 outputs out of function are not registered anymore markom 8017d 03h /or1k/trunk/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8017d 14h /or1k/trunk/
984 Disable SB until it is tested lampret 8017d 14h /or1k/trunk/
983 First checkin lampret 8017d 16h /or1k/trunk/
982 Moved to sim/bin lampret 8017d 16h /or1k/trunk/
981 First checkin. lampret 8017d 16h /or1k/trunk/
980 Removed sim.tcl that shouldn't be here. lampret 8017d 16h /or1k/trunk/
979 Removed old test case binaries. lampret 8017d 17h /or1k/trunk/
978 Added variable delay for SRAM. lampret 8017d 17h /or1k/trunk/
977 Added store buffer. lampret 8017d 17h /or1k/trunk/
976 Added store buffer lampret 8017d 17h /or1k/trunk/
975 First checkin lampret 8017d 17h /or1k/trunk/
974 Enabled what works on or1ksim and disabled other tests. lampret 8017d 19h /or1k/trunk/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8019d 23h /or1k/trunk/
972 Interrupt suorces fixed. simons 8019d 23h /or1k/trunk/
971 Now even keyboard test passes. simons 8020d 02h /or1k/trunk/
970 Testbench is now running on ORP architecture platform. simons 8020d 15h /or1k/trunk/
969 Checking in except directory. lampret 8021d 06h /or1k/trunk/
968 Checking in utils directory. lampret 8021d 06h /or1k/trunk/
967 Checking in mul directory. lampret 8021d 06h /or1k/trunk/
966 Checking in cbasic directory. lampret 8021d 06h /or1k/trunk/
965 Checking in basic directory. lampret 8021d 06h /or1k/trunk/
964 Checking in support directory. lampret 8021d 06h /or1k/trunk/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8021d 06h /or1k/trunk/
961 uart16550 RTL files renamed/added/removed. lampret 8021d 07h /or1k/trunk/
960 Directory cleanup. lampret 8021d 07h /or1k/trunk/
959 Fixed size of generic flash/sram to exactly 2MB lampret 8022d 06h /or1k/trunk/
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8022d 06h /or1k/trunk/
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8022d 16h /or1k/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.