OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gen_or1k_isa/] - Rev 1440

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7029d 12h /or1k/trunk/gen_or1k_isa/
1385 Fix description of the l.mac/l.msb/l.maci instructions nogj 7044d 15h /or1k/trunk/gen_or1k_isa/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7044d 15h /or1k/trunk/gen_or1k_isa/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7079d 10h /or1k/trunk/gen_or1k_isa/
1346 Remove the global op structure nogj 7092d 13h /or1k/trunk/gen_or1k_isa/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7092d 14h /or1k/trunk/gen_or1k_isa/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7092d 14h /or1k/trunk/gen_or1k_isa/
1338 l.ff1 instruction added andreje 7108d 12h /or1k/trunk/gen_or1k_isa/
1309 removed includes phoenix 7281d 07h /or1k/trunk/gen_or1k_isa/
1308 Gyorgy Jeney: extensive cleanup phoenix 7284d 04h /or1k/trunk/gen_or1k_isa/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7306d 05h /or1k/trunk/gen_or1k_isa/
1286 Changed desciption of the l.cust5 insns lampret 7355d 08h /or1k/trunk/gen_or1k_isa/
1285 Changed desciption of the l.cust5 insns lampret 7355d 08h /or1k/trunk/gen_or1k_isa/
1169 Added support for l.addc instruction. csanchez 7668d 08h /or1k/trunk/gen_or1k_isa/
1114 Added cvs log keywords lampret 7823d 00h /or1k/trunk/gen_or1k_isa/
1113 Typos by Maria Bolado lampret 7823d 00h /or1k/trunk/gen_or1k_isa/
1111 Small fix for path of tth binary. lampret 7838d 06h /or1k/trunk/gen_or1k_isa/
1110 Re-generated. lampret 7838d 07h /or1k/trunk/gen_or1k_isa/
1109 Temp files should rather not be in the cvs repository. lampret 7838d 07h /or1k/trunk/gen_or1k_isa/
1108 Errors fixed. lampret 7838d 07h /or1k/trunk/gen_or1k_isa/
1107 Updatded and improved formatting. lampret 7838d 07h /or1k/trunk/gen_or1k_isa/
1034 Fixed encoding for l.div/l.divu. lampret 7965d 01h /or1k/trunk/gen_or1k_isa/
955 typos and grammar fixed markom 7991d 13h /or1k/trunk/gen_or1k_isa/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8030d 11h /or1k/trunk/gen_or1k_isa/
801 l.muli instruction added markom 8122d 14h /or1k/trunk/gen_or1k_isa/
722 floating point registers are obsolete; GPRs should be used instead markom 8150d 14h /or1k/trunk/gen_or1k_isa/
720 single floating point support added markom 8150d 18h /or1k/trunk/gen_or1k_isa/
717 some minor improvements markom 8150d 20h /or1k/trunk/gen_or1k_isa/
714 do_stats introduced for faster no-stats execution markom 8152d 15h /or1k/trunk/gen_or1k_isa/
709 eval_operands is now being generated markom 8155d 21h /or1k/trunk/gen_or1k_isa/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.