OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [insight/] [opcodes/] - Rev 1672

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1672 Store instructions don't modify any register. Don't mark them as such in the
arch. definitions		 nogj 6775d 11h /or1k/trunk/insight/opcodes/
1656 Pass the instruction operands as part of the op_queue structure. nogj 6775d 11h /or1k/trunk/insight/opcodes/
1605 Execute l.ff1 instruction nogj 6837d 12h /or1k/trunk/insight/opcodes/
1597 Fix parsing the destination register nogj 6849d 14h /or1k/trunk/insight/opcodes/
1590 Added l.fl1 lampret 6852d 11h /or1k/trunk/insight/opcodes/
1557 Fix most warnings issued by gcc4 nogj 6911d 22h /or1k/trunk/insight/opcodes/
1554 fixed l.maci encoding phoenix 6929d 08h /or1k/trunk/insight/opcodes/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7042d 11h /or1k/trunk/insight/opcodes/
1452 Implement a dynamic recompiler to speed up the execution nogj 7069d 14h /or1k/trunk/insight/opcodes/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7069d 14h /or1k/trunk/insight/opcodes/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7084d 18h /or1k/trunk/insight/opcodes/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7119d 13h /or1k/trunk/insight/opcodes/
1346 Remove the global op structure nogj 7132d 16h /or1k/trunk/insight/opcodes/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7132d 17h /or1k/trunk/insight/opcodes/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7132d 17h /or1k/trunk/insight/opcodes/
1338 l.ff1 instruction added andreje 7148d 15h /or1k/trunk/insight/opcodes/
1309 removed includes phoenix 7321d 10h /or1k/trunk/insight/opcodes/
1308 Gyorgy Jeney: extensive cleanup phoenix 7324d 07h /or1k/trunk/insight/opcodes/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7346d 07h /or1k/trunk/insight/opcodes/
1286 Changed desciption of the l.cust5 insns lampret 7395d 10h /or1k/trunk/insight/opcodes/
1285 Changed desciption of the l.cust5 insns lampret 7395d 10h /or1k/trunk/insight/opcodes/
1169 Added support for l.addc instruction. csanchez 7708d 11h /or1k/trunk/insight/opcodes/
1114 Added cvs log keywords lampret 7863d 02h /or1k/trunk/insight/opcodes/
1034 Fixed encoding for l.div/l.divu. lampret 8005d 04h /or1k/trunk/insight/opcodes/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8070d 14h /or1k/trunk/insight/opcodes/
801 l.muli instruction added markom 8162d 17h /or1k/trunk/insight/opcodes/
722 floating point registers are obsolete; GPRs should be used instead markom 8190d 17h /or1k/trunk/insight/opcodes/
720 single floating point support added markom 8190d 21h /or1k/trunk/insight/opcodes/
717 some minor improvements markom 8190d 23h /or1k/trunk/insight/opcodes/
714 do_stats introduced for faster no-stats execution markom 8192d 18h /or1k/trunk/insight/opcodes/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.