OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1200/] [rtl/] - Rev 1774

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5569d 12h /or1k/trunk/or1200/rtl/
1736 See OR1200_MAC_SHIFTBY in or1200_defines.v for explanation of the change. Since now no more 28 bits shift for l.macrc insns however for backward compatbility it is possible to set arbitry number of shifts. lampret 6636d 09h /or1k/trunk/or1200/rtl/
1583 First Import jcastillo 6807d 23h /or1k/trunk/or1200/rtl/
1582 Added support for RAMB16 Xilinx4/Spartan3 primitives jcastillo 6807d 23h /or1k/trunk/or1200/rtl/
1339 revert to the old l.sfxxi behavior phoenix 7087d 00h /or1k/trunk/or1200/rtl/
1337 du_hwbkpt disabled when debug unit not implemented andreje 7093d 01h /or1k/trunk/or1200/rtl/
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7093d 01h /or1k/trunk/or1200/rtl/
1335 flag for l.cmov instruction added andreje 7093d 01h /or1k/trunk/or1200/rtl/
1334 l.ff1 and l.cmov instructions added andreje 7093d 01h /or1k/trunk/or1200/rtl/
1293 Non-functional changes. Coding style fixes. lampret 7305d 16h /or1k/trunk/or1200/rtl/
1292 GPR0 hardwired to zero. lampret 7305d 16h /or1k/trunk/or1200/rtl/
1291 Changed behavior of the simulation generic models lampret 7305d 16h /or1k/trunk/or1200/rtl/
1288 By default l.cust5 insns are disabled lampret 7335d 15h /or1k/trunk/or1200/rtl/
1284 Added some l.cust5 custom instructions as example lampret 7335d 15h /or1k/trunk/or1200/rtl/
1273 Add support for 512B instruction cache. simont 7367d 00h /or1k/trunk/or1200/rtl/
1268 Merged branch_qmem into main tree. lampret 7370d 02h /or1k/trunk/or1200/rtl/
1267 Merged branch_qmem into main tree. lampret 7370d 02h /or1k/trunk/or1200/rtl/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7451d 01h /or1k/trunk/or1200/rtl/
1211 New wb_biu for iwb interface. lampret 7492d 10h /or1k/trunk/or1200/rtl/
1208 Added useless signal genpc_stop_refetch. lampret 7492d 10h /or1k/trunk/or1200/rtl/
1207 Static exception prefix. lampret 7492d 10h /or1k/trunk/or1200/rtl/
1200 mbist signals updated according to newest convention markom 7541d 03h /or1k/trunk/or1200/rtl/
1194 correct all the syntax errors dries 7576d 02h /or1k/trunk/or1200/rtl/
1188 Added support for rams with byte write access. simons 7592d 02h /or1k/trunk/or1200/rtl/
1186 Added support for rams with byte write access. simons 7593d 01h /or1k/trunk/or1200/rtl/
1184 Scan signals mess fixed. simons 7599d 18h /or1k/trunk/or1200/rtl/
1179 BIST interface added for Artisan memory instances. simons 7607d 21h /or1k/trunk/or1200/rtl/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7674d 08h /or1k/trunk/or1200/rtl/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7717d 10h /or1k/trunk/or1200/rtl/
1155 No functional change. Only added customization for exception vectors. lampret 7720d 12h /or1k/trunk/or1200/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.