OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] - Rev 1476

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1476 Change the wording of error messages to more acuretly reflect the error they are talking about. nogj 7029d 22h /or1k/trunk/or1ksim/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7029d 22h /or1k/trunk/or1ksim/
1474 * Building op.S and op.o depend on op_t_reg_mov_op.h
* Clean generated files produced by the recompiler		 nogj 7029d 22h /or1k/trunk/or1ksim/
1473 Add warning that except_handle may not return nogj 7057d 01h /or1k/trunk/or1ksim/
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7057d 01h /or1k/trunk/or1ksim/
1469 Don't halt the sim when not needed nogj 7057d 01h /or1k/trunk/or1ksim/
1467 * Remove useless checks.
* Don't halt the sim when not really necessary.		 nogj 7057d 01h /or1k/trunk/or1ksim/
1465 Fix printing of uninitialised value nogj 7057d 01h /or1k/trunk/or1ksim/
1463 Make the ethernet peripheral use the new debug channels nogj 7057d 01h /or1k/trunk/or1ksim/
1461 Add an optional `enabled' paramter to every peripheral nogj 7057d 01h /or1k/trunk/or1ksim/
1459 Add traces to the config file parsing routines nogj 7057d 01h /or1k/trunk/or1ksim/
1457 Fix typo in the debug unit configureation nogj 7057d 01h /or1k/trunk/or1ksim/
1455 Remove nolonger needed --output-cfg option nogj 7057d 01h /or1k/trunk/or1ksim/
1453 Spelling fix spotted by Matjaz nogj 7057d 01h /or1k/trunk/or1ksim/
1452 Implement a dynamic recompiler to speed up the execution nogj 7057d 01h /or1k/trunk/or1ksim/
1450 Change --enable-simple to --enable-execution to be able to select between more than two mutually exclusive execution models nogj 7057d 01h /or1k/trunk/or1ksim/
1448 Issue an error if the selected target cpu is unknown nogj 7057d 01h /or1k/trunk/or1ksim/
1446 Cosmetic fixes nogj 7057d 01h /or1k/trunk/or1ksim/
1444 Move the definitions needed for the simple execution model out of or32.h and into simpl32_defs.h nogj 7057d 01h /or1k/trunk/or1ksim/
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 7057d 01h /or1k/trunk/or1ksim/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7057d 01h /or1k/trunk/or1ksim/
1438 NOP_REPORT should report numbers in hex not decimal nogj 7057d 01h /or1k/trunk/or1ksim/
1436 Rearange some code to make it clearer what it does nogj 7057d 01h /or1k/trunk/or1ksim/
1434 Fix the prototype of setsim_reg nogj 7057d 01h /or1k/trunk/or1ksim/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7057d 01h /or1k/trunk/or1ksim/
1430 Log SPR_SR in the execution log nogj 7057d 01h /or1k/trunk/or1ksim/
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7057d 01h /or1k/trunk/or1ksim/
1426 * Fix some warnings.
* Add some debugging messages.		 nogj 7057d 01h /or1k/trunk/or1ksim/
1424 Update the config files for the tests to the new format nogj 7057d 01h /or1k/trunk/or1ksim/
1422 Remove the useless include "sys/time.h" nogj 7057d 01h /or1k/trunk/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.