OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] - Rev 1527

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1526 Fix a very outdated comment nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1514 Fix compileation with --enable-execution=simple nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1513 Remove the flag global nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1511 Fix typo nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1510 Create a seporate debug channel to dump exceptions to nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1509 Remove 08 prefix from PRIdREG nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6954d 11h /or1k/trunk/or1ksim/cpu/
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6992d 14h /or1k/trunk/or1ksim/cpu/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6997d 11h /or1k/trunk/or1ksim/cpu/
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 7003d 05h /or1k/trunk/or1ksim/cpu/
1483 Remove fixed pagesize limitation from the recompiler nogj 7018d 03h /or1k/trunk/or1ksim/cpu/
1482 Fix instruction counter nogj 7018d 03h /or1k/trunk/or1ksim/cpu/
1481 Remove the useless cross reference stuff: it was a bad idea to begin with nogj 7018d 03h /or1k/trunk/or1ksim/cpu/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7018d 03h /or1k/trunk/or1ksim/cpu/
1474 * Building op.S and op.o depend on op_t_reg_mov_op.h
* Clean generated files produced by the recompiler		 nogj 7018d 03h /or1k/trunk/or1ksim/cpu/
1473 Add warning that except_handle may not return nogj 7045d 06h /or1k/trunk/or1ksim/cpu/
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7045d 06h /or1k/trunk/or1ksim/cpu/
1452 Implement a dynamic recompiler to speed up the execution nogj 7045d 06h /or1k/trunk/or1ksim/cpu/
1446 Cosmetic fixes nogj 7045d 06h /or1k/trunk/or1ksim/cpu/
1444 Move the definitions needed for the simple execution model out of or32.h and into simpl32_defs.h nogj 7045d 06h /or1k/trunk/or1ksim/cpu/
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 7045d 06h /or1k/trunk/or1ksim/cpu/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7045d 06h /or1k/trunk/or1ksim/cpu/
1438 NOP_REPORT should report numbers in hex not decimal nogj 7045d 06h /or1k/trunk/or1ksim/cpu/
1436 Rearange some code to make it clearer what it does nogj 7045d 06h /or1k/trunk/or1ksim/cpu/
1434 Fix the prototype of setsim_reg nogj 7045d 06h /or1k/trunk/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.