OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] - Rev 728

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
728 tick timer works with scheduler markom 8166d 19h /or1k/trunk/or1ksim/cpu/
726 Fixed building problem. ivang 8167d 14h /or1k/trunk/or1ksim/cpu/
722 floating point registers are obsolete; GPRs should be used instead markom 8167d 16h /or1k/trunk/or1ksim/cpu/
720 single floating point support added markom 8167d 20h /or1k/trunk/or1ksim/cpu/
717 some minor improvements markom 8167d 22h /or1k/trunk/or1ksim/cpu/
714 do_stats introduced for faster no-stats execution markom 8169d 18h /or1k/trunk/or1ksim/cpu/
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8169d 20h /or1k/trunk/or1ksim/cpu/
712 eval_operand and set_operand functions are being generated markom 8172d 17h /or1k/trunk/or1ksim/cpu/
709 eval_operands is now being generated markom 8172d 23h /or1k/trunk/or1ksim/cpu/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8173d 16h /or1k/trunk/or1ksim/cpu/
703 small optimizations to dissasemble markom 8174d 20h /or1k/trunk/or1ksim/cpu/
702 Initial coding of ethernet simulator model finished. ivang 8174d 21h /or1k/trunk/or1ksim/cpu/
694 immediate stats added markom 8181d 21h /or1k/trunk/or1ksim/cpu/
693 exception info is outputted only in verbose mode markom 8181d 22h /or1k/trunk/or1ksim/cpu/
692 stats data is now initialized; should fix some problems with caches, etc markom 8181d 22h /or1k/trunk/or1ksim/cpu/
680 num_opcodes better because of linking. ivang 8184d 13h /or1k/trunk/or1ksim/cpu/
679 extern CONST int num_opcodes -> extern CONST unsigned int or32_num_opcodes. ivang 8184d 15h /or1k/trunk/or1ksim/cpu/
678 some minor improvements markom 8186d 15h /or1k/trunk/or1ksim/cpu/
677 executed log output looks nicer (and more correct :)) markom 8186d 16h /or1k/trunk/or1ksim/cpu/
676 update of shared files markom 8186d 17h /or1k/trunk/or1ksim/cpu/
675 register output added to sw executed log markom 8186d 18h /or1k/trunk/or1ksim/cpu/
672 advanced exe_log functionality added markom 8186d 21h /or1k/trunk/or1ksim/cpu/
671 wrong version was restored markom 8186d 21h /or1k/trunk/or1ksim/cpu/
662 GNU binutils merge. ivang 8190d 18h /or1k/trunk/or1ksim/cpu/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 16h /or1k/trunk/or1ksim/cpu/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8197d 17h /or1k/trunk/or1ksim/cpu/
638 TLBTR CI bit is now working properly. simons 8200d 09h /or1k/trunk/or1ksim/cpu/
631 Real cache access is simulated now. simons 8203d 08h /or1k/trunk/or1ksim/cpu/
630 some bug fixes in store buffer analysis markom 8203d 17h /or1k/trunk/or1ksim/cpu/
629 typo fixed markom 8203d 20h /or1k/trunk/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.