OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32/] - Rev 394

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
394 dependency joined with dependstats; history moved to sim section markom 8263d 00h /or1k/trunk/or1ksim/cpu/or32/
393 messages: exception on many places changed to abort markom 8263d 00h /or1k/trunk/or1ksim/cpu/or32/
389 Changed default delay for load and store in superscalar cpu. lampret 8263d 10h /or1k/trunk/or1ksim/cpu/or32/
378 cleanup in testbench; pc divided into ppc and npc markom 8263d 23h /or1k/trunk/or1ksim/cpu/or32/
374 *** empty log message *** simons 8264d 15h /or1k/trunk/or1ksim/cpu/or32/
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8264d 21h /or1k/trunk/or1ksim/cpu/or32/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8269d 23h /or1k/trunk/or1ksim/cpu/or32/
355 uart VAPI model improved; changes to MC and eth. markom 8270d 20h /or1k/trunk/or1ksim/cpu/or32/
349 Some bugs regarding cache simulation fixed. simons 8274d 11h /or1k/trunk/or1ksim/cpu/or32/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8276d 20h /or1k/trunk/or1ksim/cpu/or32/
306 corrected lots of bugs markom 8282d 21h /or1k/trunk/or1ksim/cpu/or32/
303 Fixed reset exception (ESR0) and added some SPRs to executed.log lampret 8283d 11h /or1k/trunk/or1ksim/cpu/or32/
294 improved config parser markom 8283d 22h /or1k/trunk/or1ksim/cpu/or32/
293 added draft VAPI files; added verbose option to sim section markom 8284d 00h /or1k/trunk/or1ksim/cpu/or32/
269 added labels; corrected false if clause, preventing to fill iqueue markom 8286d 00h /or1k/trunk/or1ksim/cpu/or32/
264 updated cpu config section; added sim config section markom 8288d 17h /or1k/trunk/or1ksim/cpu/or32/
263 configure for cpu; modified command line options markom 8288d 18h /or1k/trunk/or1ksim/cpu/or32/
262 small bug in build_automata fixed; configure for memory markom 8288d 19h /or1k/trunk/or1ksim/cpu/or32/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8288d 21h /or1k/trunk/or1ksim/cpu/or32/
242 removed GlobalMode markom 8295d 22h /or1k/trunk/or1ksim/cpu/or32/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8297d 20h /or1k/trunk/or1ksim/cpu/or32/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8324d 23h /or1k/trunk/or1ksim/cpu/or32/
184 modified decode for trace debugging chris 8346d 01h /or1k/trunk/or1ksim/cpu/or32/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8366d 21h /or1k/trunk/or1ksim/cpu/or32/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8369d 01h /or1k/trunk/or1ksim/cpu/or32/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8374d 17h /or1k/trunk/or1ksim/cpu/or32/
144 Modifications necessary for functional gdb interface chris 8418d 19h /or1k/trunk/or1ksim/cpu/or32/
142 Modifications for a functional gdb environment chris 8418d 19h /or1k/trunk/or1ksim/cpu/or32/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8421d 22h /or1k/trunk/or1ksim/cpu/or32/
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8424d 21h /or1k/trunk/or1ksim/cpu/or32/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.