OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orp/] - Rev 1138

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1138 Added some information how to run simulations. lampret 7754d 19h /or1k/trunk/orp/
1137 Added RFRAM generic and Altera lpm library. lampret 7754d 19h /or1k/trunk/orp/
1136 Add altera lpm library. lampret 7754d 19h /or1k/trunk/orp/
1135 Added get_gpr support for OR1200_RFRAM_GENERIC lampret 7754d 19h /or1k/trunk/orp/
1134 Changed location of debug test code to 0. lampret 7754d 19h /or1k/trunk/orp/
1133 Adding OR1200_CLMODE_1TO2 test code. lampret 7754d 19h /or1k/trunk/orp/
1125 This test case passes. lampret 7776d 00h /or1k/trunk/orp/
1105 Added WB b3 signals lampret 7874d 11h /or1k/trunk/orp/
1096 An example of SW and RTL regression log because many people asked for. lampret 7885d 20h /or1k/trunk/orp/
1094 sys/time.h might not be available for or1k target lampret 7886d 18h /or1k/trunk/orp/
1093 New UART rx/tx fiel settings (due to or1ksim upgrade) lampret 7886d 18h /or1k/trunk/orp/
1092 Changed from or32-rtems toolchain to or32-uclinux. lampret 7886d 18h /or1k/trunk/orp/
1091 Added mmu test. lampret 7886d 18h /or1k/trunk/orp/
1090 Removed ic_invalidate lampret 7886d 18h /or1k/trunk/orp/
1089 Added dhrystone 2.1 benchmark lampret 7886d 18h /or1k/trunk/orp/
1088 Changed from or32-rtems toolchain to or32-uclinux. lampret 7886d 18h /or1k/trunk/orp/
1087 Changed or32-rtems to or32-uclinux. lampret 7886d 18h /or1k/trunk/orp/
1057 Different memory controller. simons 7956d 23h /or1k/trunk/orp/
1052 Delayed wb_err_o. Disabled wb_ack_o when wb_err_o is asserted. lampret 7957d 17h /or1k/trunk/orp/
991 Different memory controller. simons 7983d 03h /or1k/trunk/orp/
990 Test is now complete. simons 7983d 03h /or1k/trunk/orp/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7985d 22h /or1k/trunk/orp/
983 First checkin lampret 7986d 00h /or1k/trunk/orp/
982 Moved to sim/bin lampret 7986d 00h /or1k/trunk/orp/
981 First checkin. lampret 7986d 00h /or1k/trunk/orp/
980 Removed sim.tcl that shouldn't be here. lampret 7986d 00h /or1k/trunk/orp/
979 Removed old test case binaries. lampret 7986d 00h /or1k/trunk/orp/
978 Added variable delay for SRAM. lampret 7986d 00h /or1k/trunk/orp/
976 Added store buffer lampret 7986d 00h /or1k/trunk/orp/
975 First checkin lampret 7986d 00h /or1k/trunk/orp/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.