OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [nog_patch_64/] [or1ksim/] - Rev 647

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
647 some changes to fb to make it compatible with HW markom 8216d 21h /or1k_old/tags/nog_patch_64/or1ksim/
646 some bugs fixed markom 8216d 23h /or1k_old/tags/nog_patch_64/or1ksim/
645 simple frame buffer peripheral with test added markom 8217d 03h /or1k_old/tags/nog_patch_64/or1ksim/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8217d 22h /or1k_old/tags/nog_patch_64/or1ksim/
643 Quick bug fix. ivang 8217d 22h /or1k_old/tags/nog_patch_64/or1ksim/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8217d 22h /or1k_old/tags/nog_patch_64/or1ksim/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8217d 22h /or1k_old/tags/nog_patch_64/or1ksim/
640 Merge profiler and mprofiler with sim. ivang 8218d 00h /or1k_old/tags/nog_patch_64/or1ksim/
639 MMU cache inhibit bit test added. simons 8220d 14h /or1k_old/tags/nog_patch_64/or1ksim/
638 TLBTR CI bit is now working properly. simons 8220d 15h /or1k_old/tags/nog_patch_64/or1ksim/
633 Bug fix in command line parser. ivang 8221d 20h /or1k_old/tags/nog_patch_64/or1ksim/
632 profiler and mprofiler merged into sim. ivang 8222d 15h /or1k_old/tags/nog_patch_64/or1ksim/
631 Real cache access is simulated now. simons 8223d 13h /or1k_old/tags/nog_patch_64/or1ksim/
630 some bug fixes in store buffer analysis markom 8223d 23h /or1k_old/tags/nog_patch_64/or1ksim/
629 typo fixed markom 8224d 02h /or1k_old/tags/nog_patch_64/or1ksim/
627 or32 restored markom 8224d 03h /or1k_old/tags/nog_patch_64/or1ksim/
626 store buffer added markom 8224d 03h /or1k_old/tags/nog_patch_64/or1ksim/
624 Added logging of writes/read to/from SPR registers. ivang 8224d 19h /or1k_old/tags/nog_patch_64/or1ksim/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8224d 21h /or1k_old/tags/nog_patch_64/or1ksim/
622 Cache test works on hardware. simons 8225d 00h /or1k_old/tags/nog_patch_64/or1ksim/
621 Cache test works on hardware. simons 8225d 01h /or1k_old/tags/nog_patch_64/or1ksim/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8225d 01h /or1k_old/tags/nog_patch_64/or1ksim/
619 all test pass, after newest changes markom 8225d 01h /or1k_old/tags/nog_patch_64/or1ksim/
616 flags test added markom 8227d 21h /or1k_old/tags/nog_patch_64/or1ksim/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8227d 21h /or1k_old/tags/nog_patch_64/or1ksim/
612 Tick timer period extended to meet real timing. simons 8229d 02h /or1k_old/tags/nog_patch_64/or1ksim/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8230d 03h /or1k_old/tags/nog_patch_64/or1ksim/
608 Range exception removed from test. simons 8230d 23h /or1k_old/tags/nog_patch_64/or1ksim/
606 raw register range bug fixed; acv_uart test passes markom 8232d 00h /or1k_old/tags/nog_patch_64/or1ksim/
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8232d 00h /or1k_old/tags/nog_patch_64/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.