OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [rel-0-3-0-rc3/] - Rev 1349

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1349 Works with GDB jcastillo 7118d 20h /or1k_old/tags/rel-0-3-0-rc3/
1348 Converted to current simulator configuration format jcastillo 7122d 00h /or1k_old/tags/rel-0-3-0-rc3/
1347 Remove backup file nogj 7128d 07h /or1k_old/tags/rel-0-3-0-rc3/
1346 Remove the global op structure nogj 7129d 23h /or1k_old/tags/rel-0-3-0-rc3/
1345 Fix out-of-tree builds nogj 7129d 23h /or1k_old/tags/rel-0-3-0-rc3/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7130d 00h /or1k_old/tags/rel-0-3-0-rc3/
1343 * Fix warnings in insnset.c and execute.c nogj 7130d 00h /or1k_old/tags/rel-0-3-0-rc3/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7130d 00h /or1k_old/tags/rel-0-3-0-rc3/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7130d 00h /or1k_old/tags/rel-0-3-0-rc3/
1339 revert to the old l.sfxxi behavior phoenix 7144d 02h /or1k_old/tags/rel-0-3-0-rc3/
1338 l.ff1 instruction added andreje 7145d 22h /or1k_old/tags/rel-0-3-0-rc3/
1337 du_hwbkpt disabled when debug unit not implemented andreje 7150d 04h /or1k_old/tags/rel-0-3-0-rc3/
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7150d 04h /or1k_old/tags/rel-0-3-0-rc3/
1335 flag for l.cmov instruction added andreje 7150d 04h /or1k_old/tags/rel-0-3-0-rc3/
1334 l.ff1 and l.cmov instructions added andreje 7150d 04h /or1k_old/tags/rel-0-3-0-rc3/
1333 gcc 3.4 compile fix phoenix 7160d 23h /or1k_old/tags/rel-0-3-0-rc3/
1332 gcc 3.4.3 compile fix phoenix 7164d 16h /or1k_old/tags/rel-0-3-0-rc3/
1331 jtag bugfix phoenix 7169d 16h /or1k_old/tags/rel-0-3-0-rc3/
1330 jtag bugfix phoenix 7169d 16h /or1k_old/tags/rel-0-3-0-rc3/
1329 Synplify synthesis script first import jcastillo 7174d 03h /or1k_old/tags/rel-0-3-0-rc3/
1327 Firt import of OR1200 over Celoxica RC203 platform jcastillo 7174d 20h /or1k_old/tags/rel-0-3-0-rc3/
1325 Initial import of uClibc-0.9.26 phoenix 7205d 14h /or1k_old/tags/rel-0-3-0-rc3/
1324 memory access functions fixes phoenix 7227d 15h /or1k_old/tags/rel-0-3-0-rc3/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7228d 21h /or1k_old/tags/rel-0-3-0-rc3/
1322 Christian Krauses bugfixes phoenix 7229d 23h /or1k_old/tags/rel-0-3-0-rc3/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7231d 14h /or1k_old/tags/rel-0-3-0-rc3/
1320 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7233d 14h /or1k_old/tags/rel-0-3-0-rc3/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7233d 15h /or1k_old/tags/rel-0-3-0-rc3/
1318 oh well, what a mistake phoenix 7249d 15h /or1k_old/tags/rel-0-3-0-rc3/
1317 CLEAR_GPR change phoenix 7249d 16h /or1k_old/tags/rel-0-3-0-rc3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.