OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [rel_15/] - Rev 1782

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5551d 08h /or1k_old/tags/rel_15/
1765 root 5662d 00h /or1k_old/tags/rel_15/
1201 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7633d 15h /or1k_old/tags/rel_15/
1200 mbist signals updated according to newest convention markom 7633d 15h /or1k_old/tags/rel_15/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7637d 15h /or1k_old/tags/rel_15/
1198 make it compile on RH 8,9 phoenix 7663d 06h /or1k_old/tags/rel_15/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7668d 11h /or1k_old/tags/rel_15/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7668d 12h /or1k_old/tags/rel_15/
1195 made the project file a little bit more universal dries 7668d 13h /or1k_old/tags/rel_15/
1194 correct all the syntax errors dries 7668d 14h /or1k_old/tags/rel_15/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7668d 14h /or1k_old/tags/rel_15/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7668d 15h /or1k_old/tags/rel_15/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7668d 15h /or1k_old/tags/rel_15/
1188 Added support for rams with byte write access. simons 7684d 14h /or1k_old/tags/rel_15/
1186 Added support for rams with byte write access. simons 7685d 13h /or1k_old/tags/rel_15/
1184 Scan signals mess fixed. simons 7692d 06h /or1k_old/tags/rel_15/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7696d 21h /or1k_old/tags/rel_15/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7697d 00h /or1k_old/tags/rel_15/
1179 BIST interface added for Artisan memory instances. simons 7700d 09h /or1k_old/tags/rel_15/
1178 avoid another immu exception that should not happen phoenix 7729d 21h /or1k_old/tags/rel_15/
1177 more informative output phoenix 7731d 03h /or1k_old/tags/rel_15/
1176 Added comments. damonb 7731d 19h /or1k_old/tags/rel_15/
1174 fix for immu exceptions that never should have happened phoenix 7732d 22h /or1k_old/tags/rel_15/
1170 Added support for l.addc instruction. csanchez 7741d 02h /or1k_old/tags/rel_15/
1169 Added support for l.addc instruction. csanchez 7741d 03h /or1k_old/tags/rel_15/
1168 Added explicit alignment expressions. csanchez 7746d 13h /or1k_old/tags/rel_15/
1167 Corrected offset of TSS field within task_struct. csanchez 7746d 13h /or1k_old/tags/rel_15/
1166 Fixed problem with relocations of non-allocated sections. csanchez 7746d 13h /or1k_old/tags/rel_15/
1165 timeout bug fixed; contribution by Carlos markom 7763d 07h /or1k_old/tags/rel_15/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7766d 20h /or1k_old/tags/rel_15/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.