OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] - Rev 64

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 The testcase I just added in previous revision repaired mihad 7980d 22h /pci/tags/asyst_2/
63 Added additional testcase and changed rst name in BIST to trst mihad 7981d 00h /pci/tags/asyst_2/
62 Added BIST signals for RAMs. mihad 7983d 17h /pci/tags/asyst_2/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7991d 17h /pci/tags/asyst_2/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7991d 18h /pci/tags/asyst_2/
58 Removed all logic from asynchronous reset network mihad 7996d 18h /pci/tags/asyst_2/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7997d 00h /pci/tags/asyst_2/
56 Number of state bits define was removed mihad 7997d 15h /pci/tags/asyst_2/
55 Changed state machine encoding to true one-hot mihad 7997d 16h /pci/tags/asyst_2/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 8030d 17h /pci/tags/asyst_2/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 8030d 21h /pci/tags/asyst_2/
52 Oops, never before noticed that OC header is missing mihad 8031d 01h /pci/tags/asyst_2/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8031d 01h /pci/tags/asyst_2/
50 Got rid of undef directives mihad 8033d 17h /pci/tags/asyst_2/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8033d 17h /pci/tags/asyst_2/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8033d 17h /pci/tags/asyst_2/
47 Known issues repaired mihad 8033d 23h /pci/tags/asyst_2/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8038d 17h /pci/tags/asyst_2/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8039d 23h /pci/tags/asyst_2/
44 Added for testing of Configuration Cycles Type 1 mihad 8040d 00h /pci/tags/asyst_2/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8040d 00h /pci/tags/asyst_2/
42 Removed out of date files mihad 8052d 00h /pci/tags/asyst_2/
40 From these Wrod files PDF were created - added future improvements tadej 8130d 15h /pci/tags/asyst_2/
39 File not needed tadej 8130d 15h /pci/tags/asyst_2/
38 This file is not needed tadej 8130d 18h /pci/tags/asyst_2/
37 These files are not needed any more tadej 8130d 18h /pci/tags/asyst_2/
36 *** empty log message *** tadej 8130d 19h /pci/tags/asyst_2/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8185d 03h /pci/tags/asyst_2/
34 Added missing include statements mihad 8200d 01h /pci/tags/asyst_2/
33 Added some testcases, removed un-needed fifo signals mihad 8200d 22h /pci/tags/asyst_2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.