URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] - Rev 69

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
69	Changed BIST signal names etc..	mihad	7940d 00h	/pci/tags/asyst_2/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7943d 10h	/pci/tags/asyst_2/
67	Changed BIST signals for RAMs.	tadejm	7943d 15h	/pci/tags/asyst_2/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7947d 01h	/pci/tags/asyst_2/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7949d 23h	/pci/tags/asyst_2/
64	The testcase I just added in previous revision repaired	mihad	7950d 01h	/pci/tags/asyst_2/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7950d 03h	/pci/tags/asyst_2/
62	Added BIST signals for RAMs.	mihad	7952d 20h	/pci/tags/asyst_2/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7960d 20h	/pci/tags/asyst_2/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7960d 21h	/pci/tags/asyst_2/
58	Removed all logic from asynchronous reset network	mihad	7965d 22h	/pci/tags/asyst_2/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7966d 04h	/pci/tags/asyst_2/
56	Number of state bits define was removed	mihad	7966d 18h	/pci/tags/asyst_2/
55	Changed state machine encoding to true one-hot	mihad	7966d 19h	/pci/tags/asyst_2/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7999d 21h	/pci/tags/asyst_2/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	8000d 00h	/pci/tags/asyst_2/
52	Oops, never before noticed that OC header is missing	mihad	8000d 04h	/pci/tags/asyst_2/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	8000d 04h	/pci/tags/asyst_2/
50	Got rid of undef directives	mihad	8002d 21h	/pci/tags/asyst_2/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	8002d 21h	/pci/tags/asyst_2/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	8002d 21h	/pci/tags/asyst_2/
47	Known issues repaired	mihad	8003d 02h	/pci/tags/asyst_2/
46	Include statement was enclosed in synosys translate off/on directive - repaired	mihad	8007d 21h	/pci/tags/asyst_2/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	8009d 02h	/pci/tags/asyst_2/
44	Added for testing of Configuration Cycles Type 1	mihad	8009d 03h	/pci/tags/asyst_2/
43	Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device	mihad	8009d 03h	/pci/tags/asyst_2/
42	Removed out of date files	mihad	8021d 03h	/pci/tags/asyst_2/
40	From these Wrod files PDF were created - added future improvements	tadej	8099d 18h	/pci/tags/asyst_2/
39	File not needed	tadej	8099d 19h	/pci/tags/asyst_2/
38	This file is not needed	tadej	8099d 22h	/pci/tags/asyst_2/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] - Rev 69

Filtering Options