URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] - Rev 96

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
96	Update!	mihad	7718d 14h	/pci/tags/asyst_2/
95	Removed this file, because it was too large - long download time.	mihad	7718d 14h	/pci/tags/asyst_2/
94	Changed one critical PCI bus signal logic.	mihad	7718d 14h	/pci/tags/asyst_2/
93	Added a test application!	mihad	7718d 21h	/pci/tags/asyst_2/
92	Update!	mihad	7718d 22h	/pci/tags/asyst_2/
91	WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7754d 12h	/pci/tags/asyst_2/
90	WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7754d 12h	/pci/tags/asyst_2/
89	Burst 2 error fixed.	mihad	7790d 12h	/pci/tags/asyst_2/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7796d 11h	/pci/tags/asyst_2/
87	Updated acording to RTL changes.	mihad	7808d 09h	/pci/tags/asyst_2/
86	Entered the option to disable no response counter in wb master.	mihad	7808d 09h	/pci/tags/asyst_2/
85	Changed Vendor ID defines.	mihad	7808d 13h	/pci/tags/asyst_2/
84	Changed vendor ID.	mihad	7812d 07h	/pci/tags/asyst_2/
83	Cleaned up the code. No functional changes.	mihad	7837d 06h	/pci/tags/asyst_2/
81	Updated synchronization in top level fifo modules.	mihad	7851d 02h	/pci/tags/asyst_2/
79	Updated.	mihad	7854d 07h	/pci/tags/asyst_2/
78	Old files with wrong names removed.	mihad	7854d 07h	/pci/tags/asyst_2/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7854d 07h	/pci/tags/asyst_2/
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7857d 07h	/pci/tags/asyst_2/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7860d 08h	/pci/tags/asyst_2/
73	Bug fixes, testcases added.	mihad	7860d 08h	/pci/tags/asyst_2/
72	* empty log message *	mihad	7907d 12h	/pci/tags/asyst_2/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7915d 04h	/pci/tags/asyst_2/
69	Changed BIST signal names etc..	mihad	7952d 11h	/pci/tags/asyst_2/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7955d 21h	/pci/tags/asyst_2/
67	Changed BIST signals for RAMs.	tadejm	7956d 01h	/pci/tags/asyst_2/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7959d 12h	/pci/tags/asyst_2/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7962d 10h	/pci/tags/asyst_2/
64	The testcase I just added in previous revision repaired	mihad	7962d 12h	/pci/tags/asyst_2/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7962d 14h	/pci/tags/asyst_2/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] - Rev 96

Filtering Options