OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_3/] - Rev 113

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
113 ifdefs moved to thier own lines, this confuses some of the tools. simons 7640d 03h /pci/tags/asyst_3/
111 synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated. simons 7640d 07h /pci/tags/asyst_3/
110 Module that converts slave WISHBONE B3 accesses to
WISHBONE B2 accesses with CAB.		 mihad 7642d 07h /pci/tags/asyst_3/
109 There was missing path to hdl.var file. tadejm 7646d 04h /pci/tags/asyst_3/
108 Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure. tadejm 7646d 04h /pci/tags/asyst_3/
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7646d 04h /pci/tags/asyst_3/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7651d 02h /pci/tags/asyst_3/
105 Wrong pci_bridge32.v file included in the project! mihad 7656d 10h /pci/tags/asyst_3/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7656d 12h /pci/tags/asyst_3/
103 Added test application and modified files to support it. mihad 7703d 09h /pci/tags/asyst_3/
102 Cleanup! mihad 7703d 10h /pci/tags/asyst_3/
101 Added simulation files. mihad 7703d 10h /pci/tags/asyst_3/
100 Cleanup! mihad 7703d 10h /pci/tags/asyst_3/
99 Cleanup! mihad 7703d 10h /pci/tags/asyst_3/
98 Cleanup. mihad 7703d 10h /pci/tags/asyst_3/
97 Doing a little bit of cleanup. mihad 7703d 10h /pci/tags/asyst_3/
96 Update! mihad 7703d 10h /pci/tags/asyst_3/
95 Removed this file, because it was too large - long download time. mihad 7703d 10h /pci/tags/asyst_3/
94 Changed one critical PCI bus signal logic. mihad 7703d 10h /pci/tags/asyst_3/
93 Added a test application! mihad 7703d 18h /pci/tags/asyst_3/
92 Update! mihad 7703d 18h /pci/tags/asyst_3/
91 WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7739d 08h /pci/tags/asyst_3/
90 WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7739d 08h /pci/tags/asyst_3/
89 Burst 2 error fixed. mihad 7775d 08h /pci/tags/asyst_3/
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.		 mihad 7781d 07h /pci/tags/asyst_3/
87 Updated acording to RTL changes. mihad 7793d 05h /pci/tags/asyst_3/
86 Entered the option to disable no response counter in wb master. mihad 7793d 05h /pci/tags/asyst_3/
85 Changed Vendor ID defines. mihad 7793d 09h /pci/tags/asyst_3/
84 Changed vendor ID. mihad 7797d 04h /pci/tags/asyst_3/
83 Cleaned up the code. No functional changes. mihad 7822d 02h /pci/tags/asyst_3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.