URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_3/] [rtl/] - Rev 111

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
111	synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated.	simons	7639d 05h	/pci/tags/asyst_3/rtl/
110	Module that converts slave WISHBONE B3 accesses to WISHBONE B2 accesses with CAB.	mihad	7641d 04h	/pci/tags/asyst_3/rtl/
108	Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.	tadejm	7645d 01h	/pci/tags/asyst_3/rtl/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7650d 00h	/pci/tags/asyst_3/rtl/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7655d 10h	/pci/tags/asyst_3/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7702d 08h	/pci/tags/asyst_3/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7780d 05h	/pci/tags/asyst_3/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7792d 03h	/pci/tags/asyst_3/rtl/
83	Cleaned up the code. No functional changes.	mihad	7821d 00h	/pci/tags/asyst_3/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7834d 20h	/pci/tags/asyst_3/rtl/
79	Updated.	mihad	7838d 01h	/pci/tags/asyst_3/rtl/
78	Old files with wrong names removed.	mihad	7838d 01h	/pci/tags/asyst_3/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7838d 01h	/pci/tags/asyst_3/rtl/
73	Bug fixes, testcases added.	mihad	7844d 02h	/pci/tags/asyst_3/rtl/
72	* empty log message *	mihad	7891d 06h	/pci/tags/asyst_3/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7898d 21h	/pci/tags/asyst_3/rtl/
69	Changed BIST signal names etc..	mihad	7936d 05h	/pci/tags/asyst_3/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7939d 14h	/pci/tags/asyst_3/rtl/
67	Changed BIST signals for RAMs.	tadejm	7939d 19h	/pci/tags/asyst_3/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7943d 06h	/pci/tags/asyst_3/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7946d 04h	/pci/tags/asyst_3/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7946d 08h	/pci/tags/asyst_3/rtl/
62	Added BIST signals for RAMs.	mihad	7949d 01h	/pci/tags/asyst_3/rtl/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7957d 01h	/pci/tags/asyst_3/rtl/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7957d 02h	/pci/tags/asyst_3/rtl/
58	Removed all logic from asynchronous reset network	mihad	7962d 02h	/pci/tags/asyst_3/rtl/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7962d 08h	/pci/tags/asyst_3/rtl/
56	Number of state bits define was removed	mihad	7962d 23h	/pci/tags/asyst_3/rtl/
55	Changed state machine encoding to true one-hot	mihad	7963d 00h	/pci/tags/asyst_3/rtl/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7996d 05h	/pci/tags/asyst_3/rtl/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_3/] [rtl/] - Rev 111

Filtering Options