OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_1/] - Rev 154

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5556d 12h /pci/tags/rel_1/
61 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7909d 03h /tags/rel_1/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7909d 03h /trunk/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7909d 05h /trunk/
58 Removed all logic from asynchronous reset network mihad 7914d 05h /trunk/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7914d 11h /trunk/
56 Number of state bits define was removed mihad 7915d 02h /trunk/
55 Changed state machine encoding to true one-hot mihad 7915d 02h /trunk/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7948d 04h /trunk/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7948d 07h /trunk/
52 Oops, never before noticed that OC header is missing mihad 7948d 11h /trunk/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7948d 12h /trunk/
50 Got rid of undef directives mihad 7951d 04h /trunk/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7951d 04h /trunk/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7951d 04h /trunk/
47 Known issues repaired mihad 7951d 10h /trunk/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7956d 04h /trunk/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7957d 10h /trunk/
44 Added for testing of Configuration Cycles Type 1 mihad 7957d 10h /trunk/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 7957d 10h /trunk/
42 Removed out of date files mihad 7969d 11h /trunk/
40 From these Wrod files PDF were created - added future improvements tadej 8048d 01h /trunk/
39 File not needed tadej 8048d 02h /trunk/
38 This file is not needed tadej 8048d 05h /trunk/
37 These files are not needed any more tadej 8048d 05h /trunk/
36 *** empty log message *** tadej 8048d 06h /trunk/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8102d 13h /trunk/
34 Added missing include statements mihad 8117d 12h /trunk/
33 Added some testcases, removed un-needed fifo signals mihad 8118d 09h /trunk/
32 Added include statement that was missing and causing errors mihad 8126d 05h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.