OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_1/] - Rev 35

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8131d 06h /pci/tags/rel_1/
34 Added missing include statements mihad 8146d 04h /pci/tags/rel_1/
33 Added some testcases, removed un-needed fifo signals mihad 8147d 01h /pci/tags/rel_1/
32 Added include statement that was missing and causing errors mihad 8154d 22h /pci/tags/rel_1/
31 User defined constants used for Test Application tadej 8157d 17h /pci/tags/rel_1/
30 Example of PCI testbench log file mihad 8158d 01h /pci/tags/rel_1/
29 Xilinx synthesys log file tadej 8158d 04h /pci/tags/rel_1/
28 pci/doc/pci_databook.pdf tadej 8158d 23h /pci/tags/rel_1/
27 Modified testbench and fixed some bugs mihad 8160d 20h /pci/tags/rel_1/
26 Modified testbench and fixed some bugs mihad 8160d 21h /pci/tags/rel_1/
25 *** empty log message *** mihad 8178d 19h /pci/tags/rel_1/
24 *** empty log message *** mihad 8178d 20h /pci/tags/rel_1/
23 *** empty log message *** mihad 8178d 21h /pci/tags/rel_1/
22 Added short description for simulation running mihad 8178d 21h /pci/tags/rel_1/
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8178d 22h /pci/tags/rel_1/
20 *** empty log message *** mihad 8178d 22h /pci/tags/rel_1/
19 *** empty log message *** mihad 8178d 22h /pci/tags/rel_1/
18 *** empty log message *** mihad 8178d 23h /pci/tags/rel_1/
17 *** empty log message *** mihad 8178d 23h /pci/tags/rel_1/
16 Import of various scripts for simulation running mihad 8178d 23h /pci/tags/rel_1/
15 Initial testbench import. Still under development mihad 8179d 00h /pci/tags/rel_1/
14 *** empty log message *** mihad 8179d 00h /pci/tags/rel_1/
13 Added separate software directory to the project mihad 8179d 00h /pci/tags/rel_1/
12 PCI IP Core Introduction mihad 8180d 20h /pci/tags/rel_1/
11 Initial design document release mihad 8180d 20h /pci/tags/rel_1/
10 Updated descriptions, functional changes, added software obligations chapter mihad 8180d 20h /pci/tags/rel_1/
9 Update the Configuration Space and REGISTERS description mihad 8281d 04h /pci/tags/rel_1/
7 Updated all files with inclusion of timescale file for simulation purposes. mihad 8298d 05h /pci/tags/rel_1/
6 Updated all files with inclusion of timescale file for simulation purposes. mihad 8298d 05h /pci/tags/rel_1/
5 Added .o file for kernel 2.4.3 mihad 8300d 20h /pci/tags/rel_1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.