OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_1/] - Rev 38

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 This file is not needed tadej 8099d 11h /pci/tags/rel_1/
37 These files are not needed any more tadej 8099d 12h /pci/tags/rel_1/
36 *** empty log message *** tadej 8099d 12h /pci/tags/rel_1/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8153d 20h /pci/tags/rel_1/
34 Added missing include statements mihad 8168d 18h /pci/tags/rel_1/
33 Added some testcases, removed un-needed fifo signals mihad 8169d 15h /pci/tags/rel_1/
32 Added include statement that was missing and causing errors mihad 8177d 12h /pci/tags/rel_1/
31 User defined constants used for Test Application tadej 8180d 07h /pci/tags/rel_1/
30 Example of PCI testbench log file mihad 8180d 15h /pci/tags/rel_1/
29 Xilinx synthesys log file tadej 8180d 18h /pci/tags/rel_1/
28 pci/doc/pci_databook.pdf tadej 8181d 13h /pci/tags/rel_1/
27 Modified testbench and fixed some bugs mihad 8183d 10h /pci/tags/rel_1/
26 Modified testbench and fixed some bugs mihad 8183d 11h /pci/tags/rel_1/
25 *** empty log message *** mihad 8201d 09h /pci/tags/rel_1/
24 *** empty log message *** mihad 8201d 10h /pci/tags/rel_1/
23 *** empty log message *** mihad 8201d 11h /pci/tags/rel_1/
22 Added short description for simulation running mihad 8201d 11h /pci/tags/rel_1/
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8201d 12h /pci/tags/rel_1/
20 *** empty log message *** mihad 8201d 12h /pci/tags/rel_1/
19 *** empty log message *** mihad 8201d 12h /pci/tags/rel_1/
18 *** empty log message *** mihad 8201d 13h /pci/tags/rel_1/
17 *** empty log message *** mihad 8201d 13h /pci/tags/rel_1/
16 Import of various scripts for simulation running mihad 8201d 13h /pci/tags/rel_1/
15 Initial testbench import. Still under development mihad 8201d 14h /pci/tags/rel_1/
14 *** empty log message *** mihad 8201d 14h /pci/tags/rel_1/
13 Added separate software directory to the project mihad 8201d 14h /pci/tags/rel_1/
12 PCI IP Core Introduction mihad 8203d 10h /pci/tags/rel_1/
11 Initial design document release mihad 8203d 10h /pci/tags/rel_1/
10 Updated descriptions, functional changes, added software obligations chapter mihad 8203d 10h /pci/tags/rel_1/
9 Update the Configuration Space and REGISTERS description mihad 8303d 18h /pci/tags/rel_1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.