URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] - Rev 110

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
110	Module that converts slave WISHBONE B3 accesses to WISHBONE B2 accesses with CAB.	mihad	7623d 09h	/pci/tags/rel_10/rtl/
108	Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.	tadejm	7627d 06h	/pci/tags/rel_10/rtl/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7632d 05h	/pci/tags/rel_10/rtl/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7637d 15h	/pci/tags/rel_10/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7684d 13h	/pci/tags/rel_10/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7762d 10h	/pci/tags/rel_10/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7774d 07h	/pci/tags/rel_10/rtl/
83	Cleaned up the code. No functional changes.	mihad	7803d 04h	/pci/tags/rel_10/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7817d 01h	/pci/tags/rel_10/rtl/
79	Updated.	mihad	7820d 06h	/pci/tags/rel_10/rtl/
78	Old files with wrong names removed.	mihad	7820d 06h	/pci/tags/rel_10/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7820d 06h	/pci/tags/rel_10/rtl/
73	Bug fixes, testcases added.	mihad	7826d 07h	/pci/tags/rel_10/rtl/
72	* empty log message *	mihad	7873d 11h	/pci/tags/rel_10/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7881d 02h	/pci/tags/rel_10/rtl/
69	Changed BIST signal names etc..	mihad	7918d 10h	/pci/tags/rel_10/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7921d 19h	/pci/tags/rel_10/rtl/
67	Changed BIST signals for RAMs.	tadejm	7922d 00h	/pci/tags/rel_10/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7925d 11h	/pci/tags/rel_10/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7928d 09h	/pci/tags/rel_10/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7928d 13h	/pci/tags/rel_10/rtl/
62	Added BIST signals for RAMs.	mihad	7931d 06h	/pci/tags/rel_10/rtl/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7939d 06h	/pci/tags/rel_10/rtl/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7939d 07h	/pci/tags/rel_10/rtl/
58	Removed all logic from asynchronous reset network	mihad	7944d 07h	/pci/tags/rel_10/rtl/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7944d 13h	/pci/tags/rel_10/rtl/
56	Number of state bits define was removed	mihad	7945d 04h	/pci/tags/rel_10/rtl/
55	Changed state machine encoding to true one-hot	mihad	7945d 04h	/pci/tags/rel_10/rtl/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7978d 09h	/pci/tags/rel_10/rtl/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7978d 14h	/pci/tags/rel_10/rtl/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] - Rev 110

Filtering Options