URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] - Rev 86

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
86	Entered the option to disable no response counter in wb master.	mihad	7777d 06h	/pci/tags/rel_10/rtl/
83	Cleaned up the code. No functional changes.	mihad	7806d 03h	/pci/tags/rel_10/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7820d 00h	/pci/tags/rel_10/rtl/
79	Updated.	mihad	7823d 05h	/pci/tags/rel_10/rtl/
78	Old files with wrong names removed.	mihad	7823d 05h	/pci/tags/rel_10/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7823d 05h	/pci/tags/rel_10/rtl/
73	Bug fixes, testcases added.	mihad	7829d 06h	/pci/tags/rel_10/rtl/
72	* empty log message *	mihad	7876d 10h	/pci/tags/rel_10/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7884d 01h	/pci/tags/rel_10/rtl/
69	Changed BIST signal names etc..	mihad	7921d 09h	/pci/tags/rel_10/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7924d 18h	/pci/tags/rel_10/rtl/
67	Changed BIST signals for RAMs.	tadejm	7924d 23h	/pci/tags/rel_10/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7928d 09h	/pci/tags/rel_10/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7931d 08h	/pci/tags/rel_10/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7931d 12h	/pci/tags/rel_10/rtl/
62	Added BIST signals for RAMs.	mihad	7934d 05h	/pci/tags/rel_10/rtl/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7942d 04h	/pci/tags/rel_10/rtl/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7942d 06h	/pci/tags/rel_10/rtl/
58	Removed all logic from asynchronous reset network	mihad	7947d 06h	/pci/tags/rel_10/rtl/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7947d 12h	/pci/tags/rel_10/rtl/
56	Number of state bits define was removed	mihad	7948d 03h	/pci/tags/rel_10/rtl/
55	Changed state machine encoding to true one-hot	mihad	7948d 03h	/pci/tags/rel_10/rtl/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7981d 08h	/pci/tags/rel_10/rtl/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7981d 13h	/pci/tags/rel_10/rtl/
50	Got rid of undef directives	mihad	7984d 05h	/pci/tags/rel_10/rtl/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7984d 05h	/pci/tags/rel_10/rtl/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	7984d 05h	/pci/tags/rel_10/rtl/
47	Known issues repaired	mihad	7984d 11h	/pci/tags/rel_10/rtl/
46	Include statement was enclosed in synosys translate off/on directive - repaired	mihad	7989d 05h	/pci/tags/rel_10/rtl/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7990d 11h	/pci/tags/rel_10/rtl/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_10/] [rtl/] - Rev 86

Filtering Options