OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_11/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 Entered the option to disable no response counter in wb master. mihad 7775d 09h /pci/tags/rel_11/
85 Changed Vendor ID defines. mihad 7775d 13h /pci/tags/rel_11/
84 Changed vendor ID. mihad 7779d 07h /pci/tags/rel_11/
83 Cleaned up the code. No functional changes. mihad 7804d 06h /pci/tags/rel_11/
81 Updated synchronization in top level fifo modules. mihad 7818d 02h /pci/tags/rel_11/
79 Updated. mihad 7821d 07h /pci/tags/rel_11/
78 Old files with wrong names removed. mihad 7821d 07h /pci/tags/rel_11/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7821d 07h /pci/tags/rel_11/
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7824d 07h /pci/tags/rel_11/
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7827d 08h /pci/tags/rel_11/
73 Bug fixes, testcases added. mihad 7827d 08h /pci/tags/rel_11/
72 *** empty log message *** mihad 7874d 12h /pci/tags/rel_11/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7882d 03h /pci/tags/rel_11/
69 Changed BIST signal names etc.. mihad 7919d 11h /pci/tags/rel_11/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7922d 20h /pci/tags/rel_11/
67 Changed BIST signals for RAMs. tadejm 7923d 01h /pci/tags/rel_11/
66 Changed empty status generation in pciw_fifo_control.v mihad 7926d 12h /pci/tags/rel_11/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7929d 10h /pci/tags/rel_11/
64 The testcase I just added in previous revision repaired mihad 7929d 12h /pci/tags/rel_11/
63 Added additional testcase and changed rst name in BIST to trst mihad 7929d 14h /pci/tags/rel_11/
62 Added BIST signals for RAMs. mihad 7932d 07h /pci/tags/rel_11/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7940d 07h /pci/tags/rel_11/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7940d 08h /pci/tags/rel_11/
58 Removed all logic from asynchronous reset network mihad 7945d 08h /pci/tags/rel_11/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7945d 14h /pci/tags/rel_11/
56 Number of state bits define was removed mihad 7946d 05h /pci/tags/rel_11/
55 Changed state machine encoding to true one-hot mihad 7946d 06h /pci/tags/rel_11/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7979d 07h /pci/tags/rel_11/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7979d 11h /pci/tags/rel_11/
52 Oops, never before noticed that OC header is missing mihad 7979d 15h /pci/tags/rel_11/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.