URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_11/] [rtl/] - Rev 77

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7837d 23h	/pci/tags/rel_11/rtl/
73	Bug fixes, testcases added.	mihad	7844d 00h	/pci/tags/rel_11/rtl/
72	* empty log message *	mihad	7891d 03h	/pci/tags/rel_11/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7898d 19h	/pci/tags/rel_11/rtl/
69	Changed BIST signal names etc..	mihad	7936d 03h	/pci/tags/rel_11/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7939d 12h	/pci/tags/rel_11/rtl/
67	Changed BIST signals for RAMs.	tadejm	7939d 17h	/pci/tags/rel_11/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7943d 03h	/pci/tags/rel_11/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7946d 02h	/pci/tags/rel_11/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7946d 06h	/pci/tags/rel_11/rtl/
62	Added BIST signals for RAMs.	mihad	7948d 23h	/pci/tags/rel_11/rtl/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7956d 22h	/pci/tags/rel_11/rtl/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7957d 00h	/pci/tags/rel_11/rtl/
58	Removed all logic from asynchronous reset network	mihad	7962d 00h	/pci/tags/rel_11/rtl/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7962d 06h	/pci/tags/rel_11/rtl/
56	Number of state bits define was removed	mihad	7962d 21h	/pci/tags/rel_11/rtl/
55	Changed state machine encoding to true one-hot	mihad	7962d 21h	/pci/tags/rel_11/rtl/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7996d 02h	/pci/tags/rel_11/rtl/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7996d 07h	/pci/tags/rel_11/rtl/
50	Got rid of undef directives	mihad	7998d 23h	/pci/tags/rel_11/rtl/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7998d 23h	/pci/tags/rel_11/rtl/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	7998d 23h	/pci/tags/rel_11/rtl/
47	Known issues repaired	mihad	7999d 05h	/pci/tags/rel_11/rtl/
46	Include statement was enclosed in synosys translate off/on directive - repaired	mihad	8003d 23h	/pci/tags/rel_11/rtl/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	8005d 05h	/pci/tags/rel_11/rtl/
35	Files updated with missing includes, resolved some race conditions in test bench	mihad	8150d 08h	/pci/tags/rel_11/rtl/
33	Added some testcases, removed un-needed fifo signals	mihad	8166d 04h	/pci/tags/rel_11/rtl/
32	Added include statement that was missing and causing errors	mihad	8174d 01h	/pci/tags/rel_11/rtl/
26	Modified testbench and fixed some bugs	mihad	8179d 23h	/pci/tags/rel_11/rtl/
23	* empty log message *	mihad	8198d 00h	/pci/tags/rel_11/rtl/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_11/] [rtl/] - Rev 77

Filtering Options