OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] - Rev 64

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 The testcase I just added in previous revision repaired mihad 7970d 01h /pci/tags/rel_12/
63 Added additional testcase and changed rst name in BIST to trst mihad 7970d 02h /pci/tags/rel_12/
62 Added BIST signals for RAMs. mihad 7972d 19h /pci/tags/rel_12/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7980d 19h /pci/tags/rel_12/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7980d 21h /pci/tags/rel_12/
58 Removed all logic from asynchronous reset network mihad 7985d 21h /pci/tags/rel_12/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7986d 03h /pci/tags/rel_12/
56 Number of state bits define was removed mihad 7986d 17h /pci/tags/rel_12/
55 Changed state machine encoding to true one-hot mihad 7986d 18h /pci/tags/rel_12/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 8019d 20h /pci/tags/rel_12/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 8019d 23h /pci/tags/rel_12/
52 Oops, never before noticed that OC header is missing mihad 8020d 03h /pci/tags/rel_12/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8020d 03h /pci/tags/rel_12/
50 Got rid of undef directives mihad 8022d 20h /pci/tags/rel_12/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8022d 20h /pci/tags/rel_12/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8022d 20h /pci/tags/rel_12/
47 Known issues repaired mihad 8023d 02h /pci/tags/rel_12/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8027d 20h /pci/tags/rel_12/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8029d 02h /pci/tags/rel_12/
44 Added for testing of Configuration Cycles Type 1 mihad 8029d 02h /pci/tags/rel_12/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8029d 02h /pci/tags/rel_12/
42 Removed out of date files mihad 8041d 02h /pci/tags/rel_12/
40 From these Wrod files PDF were created - added future improvements tadej 8119d 17h /pci/tags/rel_12/
39 File not needed tadej 8119d 18h /pci/tags/rel_12/
38 This file is not needed tadej 8119d 21h /pci/tags/rel_12/
37 These files are not needed any more tadej 8119d 21h /pci/tags/rel_12/
36 *** empty log message *** tadej 8119d 22h /pci/tags/rel_12/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8174d 05h /pci/tags/rel_12/
34 Added missing include statements mihad 8189d 03h /pci/tags/rel_12/
33 Added some testcases, removed un-needed fifo signals mihad 8190d 01h /pci/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.