OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_13/] - Rev 54

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7998d 21h /pci/tags/rel_13/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7999d 00h /pci/tags/rel_13/
52 Oops, never before noticed that OC header is missing mihad 7999d 04h /pci/tags/rel_13/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7999d 05h /pci/tags/rel_13/
50 Got rid of undef directives mihad 8001d 21h /pci/tags/rel_13/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8001d 21h /pci/tags/rel_13/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8001d 21h /pci/tags/rel_13/
47 Known issues repaired mihad 8002d 03h /pci/tags/rel_13/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8006d 21h /pci/tags/rel_13/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8008d 03h /pci/tags/rel_13/
44 Added for testing of Configuration Cycles Type 1 mihad 8008d 03h /pci/tags/rel_13/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8008d 03h /pci/tags/rel_13/
42 Removed out of date files mihad 8020d 04h /pci/tags/rel_13/
40 From these Wrod files PDF were created - added future improvements tadej 8098d 18h /pci/tags/rel_13/
39 File not needed tadej 8098d 19h /pci/tags/rel_13/
38 This file is not needed tadej 8098d 22h /pci/tags/rel_13/
37 These files are not needed any more tadej 8098d 22h /pci/tags/rel_13/
36 *** empty log message *** tadej 8098d 23h /pci/tags/rel_13/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8153d 06h /pci/tags/rel_13/
34 Added missing include statements mihad 8168d 05h /pci/tags/rel_13/
33 Added some testcases, removed un-needed fifo signals mihad 8169d 02h /pci/tags/rel_13/
32 Added include statement that was missing and causing errors mihad 8176d 22h /pci/tags/rel_13/
31 User defined constants used for Test Application tadej 8179d 18h /pci/tags/rel_13/
30 Example of PCI testbench log file mihad 8180d 02h /pci/tags/rel_13/
29 Xilinx synthesys log file tadej 8180d 04h /pci/tags/rel_13/
28 pci/doc/pci_databook.pdf tadej 8180d 23h /pci/tags/rel_13/
27 Modified testbench and fixed some bugs mihad 8182d 21h /pci/tags/rel_13/
26 Modified testbench and fixed some bugs mihad 8182d 21h /pci/tags/rel_13/
25 *** empty log message *** mihad 8200d 20h /pci/tags/rel_13/
24 *** empty log message *** mihad 8200d 20h /pci/tags/rel_13/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.