OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_13/] [bench/] - Rev 131

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
131 Moved top.v to bench directory. Removed unneeded meta_flop,
modified files list files accordingly.		 mihad 7501d 05h /pci/tags/rel_13/bench/
122 mbist signals updated according to newest convention markom 7560d 08h /pci/tags/rel_13/bench/
119 Added support for WB B3. Some testcases were updated. tadejm 7616d 20h /pci/tags/rel_13/bench/
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7630d 01h /pci/tags/rel_13/bench/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7634d 23h /pci/tags/rel_13/bench/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7640d 09h /pci/tags/rel_13/bench/
92 Update! mihad 7687d 15h /pci/tags/rel_13/bench/
89 Burst 2 error fixed. mihad 7759d 05h /pci/tags/rel_13/bench/
87 Updated acording to RTL changes. mihad 7777d 02h /pci/tags/rel_13/bench/
81 Updated synchronization in top level fifo modules. mihad 7819d 19h /pci/tags/rel_13/bench/
73 Bug fixes, testcases added. mihad 7829d 01h /pci/tags/rel_13/bench/
69 Changed BIST signal names etc.. mihad 7921d 04h /pci/tags/rel_13/bench/
66 Changed empty status generation in pciw_fifo_control.v mihad 7928d 05h /pci/tags/rel_13/bench/
64 The testcase I just added in previous revision repaired mihad 7931d 05h /pci/tags/rel_13/bench/
63 Added additional testcase and changed rst name in BIST to trst mihad 7931d 07h /pci/tags/rel_13/bench/
62 Added BIST signals for RAMs. mihad 7934d 00h /pci/tags/rel_13/bench/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7947d 07h /pci/tags/rel_13/bench/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7981d 00h /pci/tags/rel_13/bench/
52 Oops, never before noticed that OC header is missing mihad 7981d 08h /pci/tags/rel_13/bench/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7981d 08h /pci/tags/rel_13/bench/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7990d 06h /pci/tags/rel_13/bench/
44 Added for testing of Configuration Cycles Type 1 mihad 7990d 07h /pci/tags/rel_13/bench/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 7990d 07h /pci/tags/rel_13/bench/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8135d 10h /pci/tags/rel_13/bench/
34 Added missing include statements mihad 8150d 08h /pci/tags/rel_13/bench/
33 Added some testcases, removed un-needed fifo signals mihad 8151d 05h /pci/tags/rel_13/bench/
26 Modified testbench and fixed some bugs mihad 8165d 01h /pci/tags/rel_13/bench/
19 *** empty log message *** mihad 8183d 02h /pci/tags/rel_13/bench/
15 Initial testbench import. Still under development mihad 8183d 03h /pci/tags/rel_13/bench/
3 New project directory structure mihad 8305d 01h /pci/tags/rel_13/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.