OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_13/] [bench/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 Compact PCI Hot Swap support added.
New testcases added.
Specification updated.
Test application changed to support WB B3 cycles.		 mihad 7509d 20h /pci/tags/rel_13/bench/
131 Moved top.v to bench directory. Removed unneeded meta_flop,
modified files list files accordingly.		 mihad 7513d 19h /pci/tags/rel_13/bench/
122 mbist signals updated according to newest convention markom 7572d 22h /pci/tags/rel_13/bench/
119 Added support for WB B3. Some testcases were updated. tadejm 7629d 10h /pci/tags/rel_13/bench/
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7642d 15h /pci/tags/rel_13/bench/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7647d 13h /pci/tags/rel_13/bench/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7652d 23h /pci/tags/rel_13/bench/
92 Update! mihad 7700d 05h /pci/tags/rel_13/bench/
89 Burst 2 error fixed. mihad 7771d 19h /pci/tags/rel_13/bench/
87 Updated acording to RTL changes. mihad 7789d 16h /pci/tags/rel_13/bench/
81 Updated synchronization in top level fifo modules. mihad 7832d 09h /pci/tags/rel_13/bench/
73 Bug fixes, testcases added. mihad 7841d 15h /pci/tags/rel_13/bench/
69 Changed BIST signal names etc.. mihad 7933d 18h /pci/tags/rel_13/bench/
66 Changed empty status generation in pciw_fifo_control.v mihad 7940d 19h /pci/tags/rel_13/bench/
64 The testcase I just added in previous revision repaired mihad 7943d 19h /pci/tags/rel_13/bench/
63 Added additional testcase and changed rst name in BIST to trst mihad 7943d 21h /pci/tags/rel_13/bench/
62 Added BIST signals for RAMs. mihad 7946d 14h /pci/tags/rel_13/bench/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7959d 21h /pci/tags/rel_13/bench/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7993d 14h /pci/tags/rel_13/bench/
52 Oops, never before noticed that OC header is missing mihad 7993d 22h /pci/tags/rel_13/bench/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7993d 22h /pci/tags/rel_13/bench/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8002d 20h /pci/tags/rel_13/bench/
44 Added for testing of Configuration Cycles Type 1 mihad 8002d 21h /pci/tags/rel_13/bench/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8002d 21h /pci/tags/rel_13/bench/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8148d 00h /pci/tags/rel_13/bench/
34 Added missing include statements mihad 8162d 22h /pci/tags/rel_13/bench/
33 Added some testcases, removed un-needed fifo signals mihad 8163d 19h /pci/tags/rel_13/bench/
26 Modified testbench and fixed some bugs mihad 8177d 15h /pci/tags/rel_13/bench/
19 *** empty log message *** mihad 8195d 16h /pci/tags/rel_13/bench/
15 Initial testbench import. Still under development mihad 8195d 18h /pci/tags/rel_13/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.