OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_13/] [rtl/] [verilog/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 Compact PCI Hot Swap support added.
New testcases added.
Specification updated.
Test application changed to support WB B3 cycles.		 mihad 7531d 08h /pci/tags/rel_13/rtl/verilog/
131 Moved top.v to bench directory. Removed unneeded meta_flop,
modified files list files accordingly.		 mihad 7535d 07h /pci/tags/rel_13/rtl/verilog/
130 The wbs B3 to B2 translation logic had wrong reset wire connected! mihad 7540d 07h /pci/tags/rel_13/rtl/verilog/
128 Some warning cleanup. simons 7541d 10h /pci/tags/rel_13/rtl/verilog/
126 ifdef - endif statements put in separate lines for flint compatibility. simons 7549d 03h /pci/tags/rel_13/rtl/verilog/
124 Added missing signals to 2 sensitivity lists. Everything works the same as before. tadejm 7587d 10h /pci/tags/rel_13/rtl/verilog/
122 mbist signals updated according to newest convention markom 7594d 10h /pci/tags/rel_13/rtl/verilog/
117 WB Master is now WISHBONE B3 compatible. tadejm 7650d 22h /pci/tags/rel_13/rtl/verilog/
116 Corrected bug when writing to FIFO (now it is registered). tadejm 7650d 22h /pci/tags/rel_13/rtl/verilog/
115 Added signals for WB Master B3. tadejm 7650d 22h /pci/tags/rel_13/rtl/verilog/
113 ifdefs moved to thier own lines, this confuses some of the tools. simons 7658d 01h /pci/tags/rel_13/rtl/verilog/
111 synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated. simons 7658d 06h /pci/tags/rel_13/rtl/verilog/
110 Module that converts slave WISHBONE B3 accesses to
WISHBONE B2 accesses with CAB.		 mihad 7660d 05h /pci/tags/rel_13/rtl/verilog/
108 Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure. tadejm 7664d 03h /pci/tags/rel_13/rtl/verilog/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7669d 01h /pci/tags/rel_13/rtl/verilog/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7674d 11h /pci/tags/rel_13/rtl/verilog/
94 Changed one critical PCI bus signal logic. mihad 7721d 09h /pci/tags/rel_13/rtl/verilog/
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.		 mihad 7799d 06h /pci/tags/rel_13/rtl/verilog/
86 Entered the option to disable no response counter in wb master. mihad 7811d 04h /pci/tags/rel_13/rtl/verilog/
83 Cleaned up the code. No functional changes. mihad 7840d 01h /pci/tags/rel_13/rtl/verilog/
81 Updated synchronization in top level fifo modules. mihad 7853d 21h /pci/tags/rel_13/rtl/verilog/
79 Updated. mihad 7857d 02h /pci/tags/rel_13/rtl/verilog/
78 Old files with wrong names removed. mihad 7857d 02h /pci/tags/rel_13/rtl/verilog/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7857d 02h /pci/tags/rel_13/rtl/verilog/
73 Bug fixes, testcases added. mihad 7863d 03h /pci/tags/rel_13/rtl/verilog/
72 *** empty log message *** mihad 7910d 07h /pci/tags/rel_13/rtl/verilog/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7917d 23h /pci/tags/rel_13/rtl/verilog/
69 Changed BIST signal names etc.. mihad 7955d 06h /pci/tags/rel_13/rtl/verilog/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7958d 16h /pci/tags/rel_13/rtl/verilog/
67 Changed BIST signals for RAMs. tadejm 7958d 20h /pci/tags/rel_13/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.