OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_2/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8065d 22h /pci/tags/rel_2/
47 Known issues repaired mihad 8066d 04h /pci/tags/rel_2/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8070d 22h /pci/tags/rel_2/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8072d 04h /pci/tags/rel_2/
44 Added for testing of Configuration Cycles Type 1 mihad 8072d 05h /pci/tags/rel_2/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8072d 05h /pci/tags/rel_2/
42 Removed out of date files mihad 8084d 05h /pci/tags/rel_2/
40 From these Wrod files PDF were created - added future improvements tadej 8162d 20h /pci/tags/rel_2/
39 File not needed tadej 8162d 20h /pci/tags/rel_2/
38 This file is not needed tadej 8162d 23h /pci/tags/rel_2/
37 These files are not needed any more tadej 8162d 23h /pci/tags/rel_2/
36 *** empty log message *** tadej 8163d 00h /pci/tags/rel_2/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8217d 07h /pci/tags/rel_2/
34 Added missing include statements mihad 8232d 06h /pci/tags/rel_2/
33 Added some testcases, removed un-needed fifo signals mihad 8233d 03h /pci/tags/rel_2/
32 Added include statement that was missing and causing errors mihad 8241d 00h /pci/tags/rel_2/
31 User defined constants used for Test Application tadej 8243d 19h /pci/tags/rel_2/
30 Example of PCI testbench log file mihad 8244d 03h /pci/tags/rel_2/
29 Xilinx synthesys log file tadej 8244d 06h /pci/tags/rel_2/
28 pci/doc/pci_databook.pdf tadej 8245d 01h /pci/tags/rel_2/
27 Modified testbench and fixed some bugs mihad 8246d 22h /pci/tags/rel_2/
26 Modified testbench and fixed some bugs mihad 8246d 23h /pci/tags/rel_2/
25 *** empty log message *** mihad 8264d 21h /pci/tags/rel_2/
24 *** empty log message *** mihad 8264d 21h /pci/tags/rel_2/
23 *** empty log message *** mihad 8264d 23h /pci/tags/rel_2/
22 Added short description for simulation running mihad 8264d 23h /pci/tags/rel_2/
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8265d 00h /pci/tags/rel_2/
20 *** empty log message *** mihad 8265d 00h /pci/tags/rel_2/
19 *** empty log message *** mihad 8265d 00h /pci/tags/rel_2/
18 *** empty log message *** mihad 8265d 00h /pci/tags/rel_2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.