OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_4/] - Rev 49

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8027d 14h /pci/tags/rel_4/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8027d 14h /pci/tags/rel_4/
47 Known issues repaired mihad 8027d 20h /pci/tags/rel_4/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8032d 14h /pci/tags/rel_4/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8033d 20h /pci/tags/rel_4/
44 Added for testing of Configuration Cycles Type 1 mihad 8033d 20h /pci/tags/rel_4/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8033d 20h /pci/tags/rel_4/
42 Removed out of date files mihad 8045d 21h /pci/tags/rel_4/
40 From these Wrod files PDF were created - added future improvements tadej 8124d 12h /pci/tags/rel_4/
39 File not needed tadej 8124d 12h /pci/tags/rel_4/
38 This file is not needed tadej 8124d 15h /pci/tags/rel_4/
37 These files are not needed any more tadej 8124d 15h /pci/tags/rel_4/
36 *** empty log message *** tadej 8124d 16h /pci/tags/rel_4/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8178d 23h /pci/tags/rel_4/
34 Added missing include statements mihad 8193d 22h /pci/tags/rel_4/
33 Added some testcases, removed un-needed fifo signals mihad 8194d 19h /pci/tags/rel_4/
32 Added include statement that was missing and causing errors mihad 8202d 16h /pci/tags/rel_4/
31 User defined constants used for Test Application tadej 8205d 11h /pci/tags/rel_4/
30 Example of PCI testbench log file mihad 8205d 19h /pci/tags/rel_4/
29 Xilinx synthesys log file tadej 8205d 21h /pci/tags/rel_4/
28 pci/doc/pci_databook.pdf tadej 8206d 16h /pci/tags/rel_4/
27 Modified testbench and fixed some bugs mihad 8208d 14h /pci/tags/rel_4/
26 Modified testbench and fixed some bugs mihad 8208d 14h /pci/tags/rel_4/
25 *** empty log message *** mihad 8226d 13h /pci/tags/rel_4/
24 *** empty log message *** mihad 8226d 13h /pci/tags/rel_4/
23 *** empty log message *** mihad 8226d 15h /pci/tags/rel_4/
22 Added short description for simulation running mihad 8226d 15h /pci/tags/rel_4/
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8226d 15h /pci/tags/rel_4/
20 *** empty log message *** mihad 8226d 15h /pci/tags/rel_4/
19 *** empty log message *** mihad 8226d 16h /pci/tags/rel_4/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.