URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_5/] - Rev 57

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7942d 18h	/pci/tags/rel_5/
56	Number of state bits define was removed	mihad	7943d 09h	/pci/tags/rel_5/
55	Changed state machine encoding to true one-hot	mihad	7943d 09h	/pci/tags/rel_5/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7976d 11h	/pci/tags/rel_5/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7976d 14h	/pci/tags/rel_5/
52	Oops, never before noticed that OC header is missing	mihad	7976d 18h	/pci/tags/rel_5/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7976d 19h	/pci/tags/rel_5/
50	Got rid of undef directives	mihad	7979d 11h	/pci/tags/rel_5/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7979d 11h	/pci/tags/rel_5/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	7979d 11h	/pci/tags/rel_5/
47	Known issues repaired	mihad	7979d 17h	/pci/tags/rel_5/
46	Include statement was enclosed in synosys translate off/on directive - repaired	mihad	7984d 11h	/pci/tags/rel_5/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7985d 17h	/pci/tags/rel_5/
44	Added for testing of Configuration Cycles Type 1	mihad	7985d 17h	/pci/tags/rel_5/
43	Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device	mihad	7985d 17h	/pci/tags/rel_5/
42	Removed out of date files	mihad	7997d 18h	/pci/tags/rel_5/
40	From these Wrod files PDF were created - added future improvements	tadej	8076d 08h	/pci/tags/rel_5/
39	File not needed	tadej	8076d 09h	/pci/tags/rel_5/
38	This file is not needed	tadej	8076d 12h	/pci/tags/rel_5/
37	These files are not needed any more	tadej	8076d 12h	/pci/tags/rel_5/
36	* empty log message *	tadej	8076d 13h	/pci/tags/rel_5/
35	Files updated with missing includes, resolved some race conditions in test bench	mihad	8130d 20h	/pci/tags/rel_5/
34	Added missing include statements	mihad	8145d 18h	/pci/tags/rel_5/
33	Added some testcases, removed un-needed fifo signals	mihad	8146d 16h	/pci/tags/rel_5/
32	Added include statement that was missing and causing errors	mihad	8154d 12h	/pci/tags/rel_5/
31	User defined constants used for Test Application	tadej	8157d 07h	/pci/tags/rel_5/
30	Example of PCI testbench log file	mihad	8157d 16h	/pci/tags/rel_5/
29	Xilinx synthesys log file	tadej	8157d 18h	/pci/tags/rel_5/
28	pci/doc/pci_databook.pdf	tadej	8158d 13h	/pci/tags/rel_5/
27	Modified testbench and fixed some bugs	mihad	8160d 11h	/pci/tags/rel_5/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_5/] - Rev 57

Filtering Options