OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 Cleanup! mihad 7699d 06h /pci/tags/rel_6/
101 Added simulation files. mihad 7699d 06h /pci/tags/rel_6/
100 Cleanup! mihad 7699d 06h /pci/tags/rel_6/
99 Cleanup! mihad 7699d 06h /pci/tags/rel_6/
98 Cleanup. mihad 7699d 06h /pci/tags/rel_6/
97 Doing a little bit of cleanup. mihad 7699d 06h /pci/tags/rel_6/
96 Update! mihad 7699d 06h /pci/tags/rel_6/
95 Removed this file, because it was too large - long download time. mihad 7699d 06h /pci/tags/rel_6/
94 Changed one critical PCI bus signal logic. mihad 7699d 06h /pci/tags/rel_6/
93 Added a test application! mihad 7699d 14h /pci/tags/rel_6/
92 Update! mihad 7699d 14h /pci/tags/rel_6/
91 WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7735d 04h /pci/tags/rel_6/
90 WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7735d 04h /pci/tags/rel_6/
89 Burst 2 error fixed. mihad 7771d 04h /pci/tags/rel_6/
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.		 mihad 7777d 03h /pci/tags/rel_6/
87 Updated acording to RTL changes. mihad 7789d 01h /pci/tags/rel_6/
86 Entered the option to disable no response counter in wb master. mihad 7789d 01h /pci/tags/rel_6/
85 Changed Vendor ID defines. mihad 7789d 05h /pci/tags/rel_6/
84 Changed vendor ID. mihad 7793d 00h /pci/tags/rel_6/
83 Cleaned up the code. No functional changes. mihad 7817d 22h /pci/tags/rel_6/
81 Updated synchronization in top level fifo modules. mihad 7831d 19h /pci/tags/rel_6/
79 Updated. mihad 7835d 00h /pci/tags/rel_6/
78 Old files with wrong names removed. mihad 7835d 00h /pci/tags/rel_6/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7835d 00h /pci/tags/rel_6/
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7837d 23h /pci/tags/rel_6/
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7841d 00h /pci/tags/rel_6/
73 Bug fixes, testcases added. mihad 7841d 00h /pci/tags/rel_6/
72 *** empty log message *** mihad 7888d 04h /pci/tags/rel_6/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7895d 20h /pci/tags/rel_6/
69 Changed BIST signal names etc.. mihad 7933d 04h /pci/tags/rel_6/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.