URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] - Rev 91

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
91	WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7757d 01h	/pci/tags/rel_6/
90	WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7757d 01h	/pci/tags/rel_6/
89	Burst 2 error fixed.	mihad	7793d 02h	/pci/tags/rel_6/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7799d 01h	/pci/tags/rel_6/
87	Updated acording to RTL changes.	mihad	7810d 23h	/pci/tags/rel_6/
86	Entered the option to disable no response counter in wb master.	mihad	7810d 23h	/pci/tags/rel_6/
85	Changed Vendor ID defines.	mihad	7811d 03h	/pci/tags/rel_6/
84	Changed vendor ID.	mihad	7814d 21h	/pci/tags/rel_6/
83	Cleaned up the code. No functional changes.	mihad	7839d 20h	/pci/tags/rel_6/
81	Updated synchronization in top level fifo modules.	mihad	7853d 16h	/pci/tags/rel_6/
79	Updated.	mihad	7856d 21h	/pci/tags/rel_6/
78	Old files with wrong names removed.	mihad	7856d 21h	/pci/tags/rel_6/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7856d 21h	/pci/tags/rel_6/
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7859d 21h	/pci/tags/rel_6/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7862d 22h	/pci/tags/rel_6/
73	Bug fixes, testcases added.	mihad	7862d 22h	/pci/tags/rel_6/
72	* empty log message *	mihad	7910d 02h	/pci/tags/rel_6/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7917d 18h	/pci/tags/rel_6/
69	Changed BIST signal names etc..	mihad	7955d 01h	/pci/tags/rel_6/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7958d 11h	/pci/tags/rel_6/
67	Changed BIST signals for RAMs.	tadejm	7958d 15h	/pci/tags/rel_6/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7962d 02h	/pci/tags/rel_6/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7965d 00h	/pci/tags/rel_6/
64	The testcase I just added in previous revision repaired	mihad	7965d 02h	/pci/tags/rel_6/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7965d 04h	/pci/tags/rel_6/
62	Added BIST signals for RAMs.	mihad	7967d 21h	/pci/tags/rel_6/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7975d 21h	/pci/tags/rel_6/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7975d 22h	/pci/tags/rel_6/
58	Removed all logic from asynchronous reset network	mihad	7980d 22h	/pci/tags/rel_6/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7981d 04h	/pci/tags/rel_6/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] - Rev 91

Filtering Options