URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [rtl/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7636d 03h	/pci/tags/rel_6/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7683d 01h	/pci/tags/rel_6/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7760d 22h	/pci/tags/rel_6/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7772d 19h	/pci/tags/rel_6/rtl/
83	Cleaned up the code. No functional changes.	mihad	7801d 16h	/pci/tags/rel_6/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7815d 13h	/pci/tags/rel_6/rtl/
79	Updated.	mihad	7818d 18h	/pci/tags/rel_6/rtl/
78	Old files with wrong names removed.	mihad	7818d 18h	/pci/tags/rel_6/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7818d 18h	/pci/tags/rel_6/rtl/
73	Bug fixes, testcases added.	mihad	7824d 19h	/pci/tags/rel_6/rtl/
72	* empty log message *	mihad	7871d 23h	/pci/tags/rel_6/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7879d 14h	/pci/tags/rel_6/rtl/
69	Changed BIST signal names etc..	mihad	7916d 22h	/pci/tags/rel_6/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7920d 07h	/pci/tags/rel_6/rtl/
67	Changed BIST signals for RAMs.	tadejm	7920d 12h	/pci/tags/rel_6/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7923d 23h	/pci/tags/rel_6/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7926d 21h	/pci/tags/rel_6/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7927d 01h	/pci/tags/rel_6/rtl/
62	Added BIST signals for RAMs.	mihad	7929d 18h	/pci/tags/rel_6/rtl/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7937d 18h	/pci/tags/rel_6/rtl/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7937d 19h	/pci/tags/rel_6/rtl/
58	Removed all logic from asynchronous reset network	mihad	7942d 19h	/pci/tags/rel_6/rtl/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7943d 01h	/pci/tags/rel_6/rtl/
56	Number of state bits define was removed	mihad	7943d 16h	/pci/tags/rel_6/rtl/
55	Changed state machine encoding to true one-hot	mihad	7943d 16h	/pci/tags/rel_6/rtl/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7976d 21h	/pci/tags/rel_6/rtl/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7977d 02h	/pci/tags/rel_6/rtl/
50	Got rid of undef directives	mihad	7979d 18h	/pci/tags/rel_6/rtl/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7979d 18h	/pci/tags/rel_6/rtl/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	7979d 18h	/pci/tags/rel_6/rtl/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [rtl/] - Rev 104

Filtering Options