OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] - Rev 43

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8008d 23h /pci/tags/rel_7/
42 Removed out of date files mihad 8020d 23h /pci/tags/rel_7/
40 From these Wrod files PDF were created - added future improvements tadej 8099d 14h /pci/tags/rel_7/
39 File not needed tadej 8099d 14h /pci/tags/rel_7/
38 This file is not needed tadej 8099d 17h /pci/tags/rel_7/
37 These files are not needed any more tadej 8099d 17h /pci/tags/rel_7/
36 *** empty log message *** tadej 8099d 18h /pci/tags/rel_7/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8154d 02h /pci/tags/rel_7/
34 Added missing include statements mihad 8169d 00h /pci/tags/rel_7/
33 Added some testcases, removed un-needed fifo signals mihad 8169d 21h /pci/tags/rel_7/
32 Added include statement that was missing and causing errors mihad 8177d 18h /pci/tags/rel_7/
31 User defined constants used for Test Application tadej 8180d 13h /pci/tags/rel_7/
30 Example of PCI testbench log file mihad 8180d 21h /pci/tags/rel_7/
29 Xilinx synthesys log file tadej 8181d 00h /pci/tags/rel_7/
28 pci/doc/pci_databook.pdf tadej 8181d 19h /pci/tags/rel_7/
27 Modified testbench and fixed some bugs mihad 8183d 16h /pci/tags/rel_7/
26 Modified testbench and fixed some bugs mihad 8183d 17h /pci/tags/rel_7/
25 *** empty log message *** mihad 8201d 15h /pci/tags/rel_7/
24 *** empty log message *** mihad 8201d 15h /pci/tags/rel_7/
23 *** empty log message *** mihad 8201d 17h /pci/tags/rel_7/
22 Added short description for simulation running mihad 8201d 17h /pci/tags/rel_7/
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8201d 18h /pci/tags/rel_7/
20 *** empty log message *** mihad 8201d 18h /pci/tags/rel_7/
19 *** empty log message *** mihad 8201d 18h /pci/tags/rel_7/
18 *** empty log message *** mihad 8201d 18h /pci/tags/rel_7/
17 *** empty log message *** mihad 8201d 19h /pci/tags/rel_7/
16 Import of various scripts for simulation running mihad 8201d 19h /pci/tags/rel_7/
15 Initial testbench import. Still under development mihad 8201d 19h /pci/tags/rel_7/
14 *** empty log message *** mihad 8201d 20h /pci/tags/rel_7/
13 Added separate software directory to the project mihad 8201d 20h /pci/tags/rel_7/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.