URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] - Rev 54

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7978d 16h	/pci/tags/rel_7/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7978d 19h	/pci/tags/rel_7/
52	Oops, never before noticed that OC header is missing	mihad	7979d 00h	/pci/tags/rel_7/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7979d 00h	/pci/tags/rel_7/
50	Got rid of undef directives	mihad	7981d 16h	/pci/tags/rel_7/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7981d 16h	/pci/tags/rel_7/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	7981d 16h	/pci/tags/rel_7/
47	Known issues repaired	mihad	7981d 22h	/pci/tags/rel_7/
46	Include statement was enclosed in synosys translate off/on directive - repaired	mihad	7986d 16h	/pci/tags/rel_7/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7987d 22h	/pci/tags/rel_7/
44	Added for testing of Configuration Cycles Type 1	mihad	7987d 22h	/pci/tags/rel_7/
43	Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device	mihad	7987d 22h	/pci/tags/rel_7/
42	Removed out of date files	mihad	7999d 23h	/pci/tags/rel_7/
40	From these Wrod files PDF were created - added future improvements	tadej	8078d 14h	/pci/tags/rel_7/
39	File not needed	tadej	8078d 14h	/pci/tags/rel_7/
38	This file is not needed	tadej	8078d 17h	/pci/tags/rel_7/
37	These files are not needed any more	tadej	8078d 17h	/pci/tags/rel_7/
36	* empty log message *	tadej	8078d 18h	/pci/tags/rel_7/
35	Files updated with missing includes, resolved some race conditions in test bench	mihad	8133d 01h	/pci/tags/rel_7/
34	Added missing include statements	mihad	8148d 00h	/pci/tags/rel_7/
33	Added some testcases, removed un-needed fifo signals	mihad	8148d 21h	/pci/tags/rel_7/
32	Added include statement that was missing and causing errors	mihad	8156d 18h	/pci/tags/rel_7/
31	User defined constants used for Test Application	tadej	8159d 13h	/pci/tags/rel_7/
30	Example of PCI testbench log file	mihad	8159d 21h	/pci/tags/rel_7/
29	Xilinx synthesys log file	tadej	8160d 00h	/pci/tags/rel_7/
28	pci/doc/pci_databook.pdf	tadej	8160d 18h	/pci/tags/rel_7/
27	Modified testbench and fixed some bugs	mihad	8162d 16h	/pci/tags/rel_7/
26	Modified testbench and fixed some bugs	mihad	8162d 16h	/pci/tags/rel_7/
25	* empty log message *	mihad	8180d 15h	/pci/tags/rel_7/
24	* empty log message *	mihad	8180d 15h	/pci/tags/rel_7/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] - Rev 54

Filtering Options