URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] - Rev 92

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
92	Update!	mihad	7687d 10h	/pci/tags/rel_7/
91	WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7723d 00h	/pci/tags/rel_7/
90	WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7723d 00h	/pci/tags/rel_7/
89	Burst 2 error fixed.	mihad	7759d 01h	/pci/tags/rel_7/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7765d 00h	/pci/tags/rel_7/
87	Updated acording to RTL changes.	mihad	7776d 21h	/pci/tags/rel_7/
86	Entered the option to disable no response counter in wb master.	mihad	7776d 21h	/pci/tags/rel_7/
85	Changed Vendor ID defines.	mihad	7777d 01h	/pci/tags/rel_7/
84	Changed vendor ID.	mihad	7780d 20h	/pci/tags/rel_7/
83	Cleaned up the code. No functional changes.	mihad	7805d 18h	/pci/tags/rel_7/
81	Updated synchronization in top level fifo modules.	mihad	7819d 15h	/pci/tags/rel_7/
79	Updated.	mihad	7822d 20h	/pci/tags/rel_7/
78	Old files with wrong names removed.	mihad	7822d 20h	/pci/tags/rel_7/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7822d 20h	/pci/tags/rel_7/
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7825d 20h	/pci/tags/rel_7/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7828d 20h	/pci/tags/rel_7/
73	Bug fixes, testcases added.	mihad	7828d 21h	/pci/tags/rel_7/
72	* empty log message *	mihad	7876d 00h	/pci/tags/rel_7/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7883d 16h	/pci/tags/rel_7/
69	Changed BIST signal names etc..	mihad	7921d 00h	/pci/tags/rel_7/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7924d 09h	/pci/tags/rel_7/
67	Changed BIST signals for RAMs.	tadejm	7924d 14h	/pci/tags/rel_7/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7928d 00h	/pci/tags/rel_7/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7930d 23h	/pci/tags/rel_7/
64	The testcase I just added in previous revision repaired	mihad	7931d 01h	/pci/tags/rel_7/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7931d 03h	/pci/tags/rel_7/
62	Added BIST signals for RAMs.	mihad	7933d 19h	/pci/tags/rel_7/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7941d 19h	/pci/tags/rel_7/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7941d 21h	/pci/tags/rel_7/
58	Removed all logic from asynchronous reset network	mihad	7946d 21h	/pci/tags/rel_7/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] - Rev 92

Filtering Options