URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [bench/] - Rev 107

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
107	Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry.	tadejm	7628d 13h	/pci/tags/rel_7/bench/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7633d 11h	/pci/tags/rel_7/bench/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7638d 21h	/pci/tags/rel_7/bench/
92	Update!	mihad	7686d 03h	/pci/tags/rel_7/bench/
89	Burst 2 error fixed.	mihad	7757d 17h	/pci/tags/rel_7/bench/
87	Updated acording to RTL changes.	mihad	7775d 14h	/pci/tags/rel_7/bench/
81	Updated synchronization in top level fifo modules.	mihad	7818d 07h	/pci/tags/rel_7/bench/
73	Bug fixes, testcases added.	mihad	7827d 13h	/pci/tags/rel_7/bench/
69	Changed BIST signal names etc..	mihad	7919d 16h	/pci/tags/rel_7/bench/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7926d 17h	/pci/tags/rel_7/bench/
64	The testcase I just added in previous revision repaired	mihad	7929d 17h	/pci/tags/rel_7/bench/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7929d 19h	/pci/tags/rel_7/bench/
62	Added BIST signals for RAMs.	mihad	7932d 12h	/pci/tags/rel_7/bench/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7945d 19h	/pci/tags/rel_7/bench/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7979d 12h	/pci/tags/rel_7/bench/
52	Oops, never before noticed that OC header is missing	mihad	7979d 20h	/pci/tags/rel_7/bench/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7979d 20h	/pci/tags/rel_7/bench/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7988d 18h	/pci/tags/rel_7/bench/
44	Added for testing of Configuration Cycles Type 1	mihad	7988d 19h	/pci/tags/rel_7/bench/
43	Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device	mihad	7988d 19h	/pci/tags/rel_7/bench/
35	Files updated with missing includes, resolved some race conditions in test bench	mihad	8133d 21h	/pci/tags/rel_7/bench/
34	Added missing include statements	mihad	8148d 20h	/pci/tags/rel_7/bench/
33	Added some testcases, removed un-needed fifo signals	mihad	8149d 17h	/pci/tags/rel_7/bench/
26	Modified testbench and fixed some bugs	mihad	8163d 13h	/pci/tags/rel_7/bench/
19	* empty log message *	mihad	8181d 14h	/pci/tags/rel_7/bench/
15	Initial testbench import. Still under development	mihad	8181d 15h	/pci/tags/rel_7/bench/
3	New project directory structure	mihad	8303d 13h	/pci/tags/rel_7/bench/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [bench/] - Rev 107

Filtering Options