URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [sim/] [rtl_sim/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7722d 03h	/pci/tags/rel_7/sim/rtl_sim/
95	Removed this file, because it was too large - long download time.	mihad	7769d 01h	/pci/tags/rel_7/sim/rtl_sim/
92	Update!	mihad	7769d 08h	/pci/tags/rel_7/sim/rtl_sim/
81	Updated synchronization in top level fifo modules.	mihad	7901d 13h	/pci/tags/rel_7/sim/rtl_sim/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7904d 18h	/pci/tags/rel_7/sim/rtl_sim/
73	Bug fixes, testcases added.	mihad	7910d 19h	/pci/tags/rel_7/sim/rtl_sim/
72	* empty log message *	mihad	7957d 23h	/pci/tags/rel_7/sim/rtl_sim/
63	Added additional testcase and changed rst name in BIST to trst	mihad	8013d 01h	/pci/tags/rel_7/sim/rtl_sim/
62	Added BIST signals for RAMs.	mihad	8015d 18h	/pci/tags/rel_7/sim/rtl_sim/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	8023d 18h	/pci/tags/rel_7/sim/rtl_sim/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	8023d 19h	/pci/tags/rel_7/sim/rtl_sim/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	8063d 02h	/pci/tags/rel_7/sim/rtl_sim/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	8065d 18h	/pci/tags/rel_7/sim/rtl_sim/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	8072d 00h	/pci/tags/rel_7/sim/rtl_sim/
42	Removed out of date files	mihad	8084d 01h	/pci/tags/rel_7/sim/rtl_sim/
30	Example of PCI testbench log file	mihad	8243d 23h	/pci/tags/rel_7/sim/rtl_sim/
27	Modified testbench and fixed some bugs	mihad	8246d 18h	/pci/tags/rel_7/sim/rtl_sim/
26	Modified testbench and fixed some bugs	mihad	8246d 18h	/pci/tags/rel_7/sim/rtl_sim/
22	Added short description for simulation running	mihad	8264d 19h	/pci/tags/rel_7/sim/rtl_sim/
17	* empty log message *	mihad	8264d 21h	/pci/tags/rel_7/sim/rtl_sim/
16	Import of various scripts for simulation running	mihad	8264d 21h	/pci/tags/rel_7/sim/rtl_sim/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [sim/] [rtl_sim/] - Rev 104

Filtering Options