OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] - Rev 103

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 Added test application and modified files to support it. mihad 7696d 19h /pci/tags/rel_8/
102 Cleanup! mihad 7696d 19h /pci/tags/rel_8/
101 Added simulation files. mihad 7696d 19h /pci/tags/rel_8/
100 Cleanup! mihad 7696d 20h /pci/tags/rel_8/
99 Cleanup! mihad 7696d 20h /pci/tags/rel_8/
98 Cleanup. mihad 7696d 20h /pci/tags/rel_8/
97 Doing a little bit of cleanup. mihad 7696d 20h /pci/tags/rel_8/
96 Update! mihad 7696d 20h /pci/tags/rel_8/
95 Removed this file, because it was too large - long download time. mihad 7696d 20h /pci/tags/rel_8/
94 Changed one critical PCI bus signal logic. mihad 7696d 20h /pci/tags/rel_8/
93 Added a test application! mihad 7697d 04h /pci/tags/rel_8/
92 Update! mihad 7697d 04h /pci/tags/rel_8/
91 WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7732d 18h /pci/tags/rel_8/
90 WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7732d 18h /pci/tags/rel_8/
89 Burst 2 error fixed. mihad 7768d 18h /pci/tags/rel_8/
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.		 mihad 7774d 17h /pci/tags/rel_8/
87 Updated acording to RTL changes. mihad 7786d 15h /pci/tags/rel_8/
86 Entered the option to disable no response counter in wb master. mihad 7786d 15h /pci/tags/rel_8/
85 Changed Vendor ID defines. mihad 7786d 19h /pci/tags/rel_8/
84 Changed vendor ID. mihad 7790d 14h /pci/tags/rel_8/
83 Cleaned up the code. No functional changes. mihad 7815d 12h /pci/tags/rel_8/
81 Updated synchronization in top level fifo modules. mihad 7829d 08h /pci/tags/rel_8/
79 Updated. mihad 7832d 13h /pci/tags/rel_8/
78 Old files with wrong names removed. mihad 7832d 14h /pci/tags/rel_8/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7832d 14h /pci/tags/rel_8/
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7835d 13h /pci/tags/rel_8/
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7838d 14h /pci/tags/rel_8/
73 Bug fixes, testcases added. mihad 7838d 14h /pci/tags/rel_8/
72 *** empty log message *** mihad 7885d 18h /pci/tags/rel_8/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7893d 10h /pci/tags/rel_8/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.